Methods that improve high frequency Single Flux Quantum electronics design by Le Roux, Paul




Dissertation presented for the degree of
Doctor of Philosophy in Electrical and Electronic Engineering
in the Faculty of Engineering at Stellenbosch University
Supervisor: Prof. C.J. Fourie 
March 2021
Declaration
By submitting this dissertation electronically, I declare that the entirety of the work
contained therein is my own, original work, that I am the sole author thereof (save
to the extent explicitly otherwise stated), that reproduction and publication thereof
by Stellenbosch University will not infringe any third party rights and that I have
not previously in its entirety or in part submitted it for obtaining any qualification.
This dissertation includes five original papers published in peer-reviewed journals
or books and one unpublished publication. The development and writing of the
papers (published and unpublished) were the principal responsibility of myself and,
for each of the cases where this is not the case, a declaration is included in the
dissertation indicating the nature and extent of the contributions of co-authors.
Date: March 2021





Methods that improve high frequency Single Flux Quantum 
electronics design
P. le Roux
Department of Electronic Engineering,
University of Stellenbosch,
Private Bag X1, 7602 Matieland, South Africa.
Dissertation: Doctor of Philosophy
March 2021
In this thesis, we cover various methods that improve high-frequency Single Flux 
Quantum electronics design.
Accurately modelling high-frequency effects is vital in high-frequency Single Flux 
Quantum electronics design. The passive transmission line is, currently, the most 
inaccurately modelled circuit component. We, therefore, developed a new 2D quasi-
Transverse-Magnetic method to calculate transmission line properties of supercon-
ductor structures. The new method can take into account quasi-particle losses as 
well as dielectric losses. The frequency response of a passive transmission line with 
arbitrary length can then readily be obtained from the transmission line properties.
The high-frequency response is informative, but a time-domain simulation model 
is necessary to determine the effect on high-frequency circuit dynamics. Accordingly, 
we developed the Superconductor Vector Fitting algorithm so that we can take arbi-
trary superconductor frequency responses and convert them into time-domain simu-
lation models.
Complex dynamical behaviour, made more complicated by the new numerical 
simulation models, currently prohibits designing circuits by only using design equa-
tions. Automatic optimization routines are used to adjust circuit parameters to 
improve fabrication yield. Existing routines suffer from issues ranging from subop-
timal circuits to severe performance issues. We developed a new and novel yield 
optimization algorithm, Distance-To-Failure-Maximization, that can be used to op-
timize superconductor circuits that are verified using t ime-domain simulations.
High-frequency circuits can be sensitive to changes in bias current from parasitics 
mutual inductances. We developed the fundamental inductance model to model all 
inductive effects accurately. The fundamental inductance model can also be used to 
construct design equations which accounts for parasitic effects as well as reduce the 




We use all the above methods in a detailed case study on the design of a JTLT. We
take into account attenuation, impedance mismatch, flux mismatch, and resonance
during the design of the JTLT circuit. With this, we conclude that the methods
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In hierdie tesis behandel ons verskillende metodes wat hoëfrekwensie ontwerp van 
Single Flux Quantum elektronika verbeter.
Akkurate modellering van hoëfrekwensie-effekte is uiters belangrik in ’n hoëfre-
kwensie Single Flux Quantum elektronika ontwerp. Die passiewe transmissielyn is 
tans die mees onakkuraatste gemodelleerde komponent. Daarom het ons ’n nuwe 2D 
kwasi-transvers-magnetiese metode ontwikkel om transmissielynseienskappe van su-
pergeleierstrukture te bereken. Die nuwe metode kan kwasi-partikel-verliese sowel as 
diëlektriese verliese in ag neem. Die frekwensierespons van ’n passiewe transmissielyn 
met arbitrêre lengte kan dan maklik verkry word vanaf die transmissielynseienskappe.
Die hoëfrekwensie-respons is insiggewend, maar ’n tyd-domein-simulasiemodel is 
nodig om die effek op die hoëfrekwensie stroombaan dinamika te bepaal. Gevolg-
lik het ons die Superconductor Vector Fitting-algoritme ontwikkel sodat ons arbi-
trêre frekwensie-response van supergeleiers kan neem en dit omskep in tyd-domein-
simulasiemodelle.
Komplekse dinamiese gedrag, wat meer ingewikkeld gemaak word deur die nuwe 
numeriese simulasiemodelle, verbied tans die ontwerp van stroombane deur slegs 
ontwerp-vergelykings te gebruik. Outomatiese optimeringsroetines word gebruik om 
stroombaanparameters aan te pas om die vervaardigingsopbrengs te verbeter. Be-
staande roetines ly van probleme wat wissel van suboptimale stroombane tot erns-
tige berekeningstyd probleme. Ons het ’n nuwe opbrengstoptimaliseringsalgoritme 
ontwikkel, Distance-to-Failure-Maximization, wat gebruik kan word om supergeleier-
stroombane te optimaliseer wat met behulp van tyddomein-simulasies geverifieer 
word.
Hoëfrekwensie-stroombane kan sensitief wees vir veranderinge in aanwendstroom 
wat veroorsaak word deur parasities magnetiese induktansies. Ons het die fundamen-




Die fundamentele induktansiemodel kan ook gebruik word om ontwerpvergelykings
te konstrueer wat parasitiese effekte in ag neem, sowel as om die aantal onbekendes
in die opbrengsoptimaliseringsprosedure te verminder.
Ons gebruik al die bogenoemde metodes in ’n gedetailleerde gevallestudie oor
die ontwerp van ’n JTLT. Ons neem die attenuasie, die impedansie-wanaanpassing,
die magnetiesevloed-wanaanpassing en die resonansie in ag tydens die ontwerp van
die JTLT-stroombaan. Hiermee kom ons tot die gevolgtrekking dat die metodes
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Superconductor digital circuits are becoming larger and more complex in an effort
to scale and improve superconductor circuits to challenge existing technologies. Su-
perconductor digital electronics, such as Rapid Single Flux Quantum (RSFQ), can
potentially offer improved power-efficiency, and increased performance over existing
CMOS technologies. These Very Large Scale Integration (VLSI) efforts require ro-
bust and high-performance RSFQ logic cells that can operate at high frequencies.
These RSFQ logic cells are used as building blocks that are assembled together to
form complicated computation devices.
During the design of RSFQ logic cells, many simplifications and time consuming
manual adjustments are made. These simplifications ease cell design and reduce
design time, but impact the efficiency of the final cell. Manual modifications also
tend to improve designs until the design is good enough or until the design time runs
out. This results in suboptimal designs, which is not what is necessary for VLSI.
Any improvement to automated design optimization and simulation accuracy
improves the cell designer’s ability to design cells. Methods that improve high-
frequency SFQ design are, therefore, essential to achieve VLSI.
1.2 Background on Superconductors
Superconductors are materials that starts exhibiting extraordinary behavior at low
temperatures [1]. Superconductors expel magnetic field and have exactly zero DC
electrical resistance [1]. The temperature at which a material becomes supercon-
ducting is known as the materials critical temperature, Tc. Superconductivity is a
quantum mechanical phenomenon and superconductor’s unique properties give rise
to new and novel applications [1]. Superconductors can be used for low-noise sen-
sors [2], particle detectors [3], fast and low power digital circuitry [4], high-quality
resonators [5], and quantum computers [6].
1
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Figure 1.1: Visualization of the Resistivity vs Temperature of a superconductor
1.2.1 Discovery
Superconductivity was first observed, by Heike Kamerlingh Onnes, in 1911 [1]. He
was investigating Mercury’s resistivity at cryogenic temperatures [1]. He noticed the
resistivity suddenly dropped to immeasurably small values below roughly 4.2 K [1].
Mercury has a critical temperature of approximately 4.2 K and the drop in resistivity
that Onnes noticed was a result of the Mercury becoming superconductive [1].
Fig. 1.1 shows an illustration of the resistivity of a superconductor as it ap-
proaches absolute zero.
Critical current density and magnetic field
Onnes continued his cryogenic experiments, and in 1913 he discovered that materials
lost it superconductor state if it was subjected to a strong enough current [1]. He
also found that the current at which the superconductor loses its superconductivity is
dependent on temperature [1]. This threshold current is today known as the critical
current of a superconductor.
The next year, 1914, Onnes discovered that the superconductor could also lose
its superconductivity as a result of a high applied magnetic field [1]. The threshold
field at which the superconductor loses its superconductivity is also dependent on
temperature [1]. This threshold magnetic field is today know as the critical field of
a superconductor [1].
Meissner Effect
In 1933 Walther Meissner discovered that superconductors expel magnetic flux while
in the superconducting state [1]. This is contrary to a perfect electric conductor
which conserves the amount of flux inside it [1].
Fig. 1.2 shows an illustration of how the magnetic field gets expelled by the
superconductors. The superconductor tries to minimize the magnetic flux inside
the superconductor [1]. This leads to the expulsion of the magnetic field inside a
superconductor [1]. A material that expels magnetic field is called a diamagnetic
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Figure 1.2: Visualization of the magnetic field in the presence of a large superconducting
sphere
material [1]. In a superconductor, the ability to expel magnetic flux is called the
Meissner effect [1]. This shown that superconductors are more than just perfect
conductors [1].
1.2.2 London Equations
The first equations relating the superconductor current and electromagnetic field
inside superconductors were developed two brothers, Fritz and Heinz London, in
1935 [7]. They did not prove the equations but provided logical arguments to show
that the equations are plausible [7].
The brothers argued, similarly to others before them, that the electric field applies
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where Λ = m
nse2
, ns is a phenomological constant related to the density of supercon-
ductor electrons, m is the electron mass, e is the elctron charge, E is the electric
field, and Js is the super-current density.
They continued by taking the curl of the first London equation, (1.1), and ap-
plying Faraday’s Law to obtain
∂
∂t
(B +∇× (ΛJs)) = 0, (1.2)
where B is the magnetic field.
From the Meissner effect they knew that the constant, but non-zero solutions of
(1.2), where non-physical [7]. They concluded that the inner expression must be zero
[7]. The second London equation is therefore
B = −∇× (ΛJs). (1.3)
The two equations, (1.1) and (1.3), describe the fields inside a superconductor
and are known as the London equations.
London penetration depth
Combining Amperes Law and the second London equation one can derive
∇2B− µ0
Λ
B = 0, (1.4)
where µ0 is the permeability of free space.






λ, from (1.5), is known as the London penetration depth. The magnetic field
from outside the superconductor decays at a rate of e−λ per meter inside the super-
conductor.
In a bulk superconductor, 63.2% of the magnetic field is contained within one
London penetration depth, and 95.0% is contained within three London penetration
depths. As the superconductor bulk increases in size, the superconductor centre
contains negligible current and magnetic field resulting from the expulsion of the
magnetic field.
Fig. 1.3 illustrates the case where the width of the superconductor, a, is signifi-
cantly larger than the London penetration depth. Current flows close to the surface
of the superconductor to counteract the magnetic field applied to the superconduc-
tor. The centre of the superconductor then contains negligible amounts of current
and field.
Fig. 1.4 illustrates the case where the width of the superconductor, a, is signifi-
cantly smaller than the London penetration depth. The magnetic field still penetrates
the superconductor but does not get expelled as in the bulk limit.
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Figure 1.4: Visualization of the magnetic field penetration and current density in a thin
film superconductors
1.2.3 Macroscopic Quantum Model
The London equations well describe superconductors, but the London equations are
not a comprehensive description of the superconducting effect. The superconducting
phenomenon is a macroscopic quantum effect, and by 1948 the London brothers were





Ψ = − ~
2
2m
∇2Ψ + VΨ, (1.6)
describes a probability amplitude of particles where Ψ is the probability density of the
particles, V is the potential energy operator, and ~ is the reduced Planck constant.
The density of the probability amplitude describes the super electron density, ns.
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|Ψ| = Ψ∗Ψ = ns (1.7)
For simplicity, it is assumed that the super electron density is constant. The in-
tegral over the total volume is then also equal to the total number of super-electrons,
Ns.
∫
Ψ∗Ψdv = Ns (1.8)





where θ is the phase of the wave function.
By using the Lorentz force law, we can derive the equation of the superconductor
current




where q is the charge density.
This equation is called the supercurrent equation. Taking the curl of (1.10)
















It is clear that (1.11) is more than the first London equation (1.1). It can be
shown that the London brothers did not take into account the full Lorentz force, and
inadvertently assumed that the current is not affected by the magnetic field. Since
superconductors break under strong magnetic fields and superconductors minimize
their internal magnetic field, the assumption is plausible in the general case. In the
study of superconductor low-power electronics, the assumption is considered valid.
1.2.4 Quantization of Magnetic Flux
If we take a contour integral of (1.10) over a contour C we get
∮
C
ΛJs · dl = −
∮
C









ΛJs · dl +
∫
S
B · ds = ~
q
2πn, (1.13)
where n ∈ Z.
From (1.13) it can be seen that the magnetic flux in a superconductor is quan-
tized. We can then define a fluxon, Φ = ~2πq , as the unit of quantized flux.
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C1
C2
Figure 1.5: Illustration of different contour integral lines in a superconductor
The quantization can be divided into two cases. The first case where the contour
forms a simply connected region and the second case where it does not. Fig. 1.5
illustrates the two cases as C1, and C2 respectively. In the simply connected case,
the contour can be reduced in size until the left-hand side of (1.13) becomes zero.
Therefore, in the simply connected case n = 0. However, if the contour does not
form a simply connected region, then the integrals do not need to be zero, and n is
not necessarily zero.
The superconductor, therefore, traps flux in quantized units in holes in the su-
perconducting structure. The trapped flux cannot be moved out of the hole without
partially breaking the superconductivity, or tunnelling through a superconducting
area.
1.2.5 Josephson Junction
The superconductor wave function, being a quantum wave function, can extend past
the extents of the superconductor [1]. When two superconductors are separated by
a thin potential barrier, such as an insulator, the super-electrons can tunnel through
the potential barrier. This is known as the Josephson effect. A visualization of the
wave function across an insulating barrier is shown in Fig. 1.6. The device formed
by the Josephson effect is called a Josephson Junction.
For a small Josephson junction, the relationship between the phase of the two
wave functions and the current across the Josephson junction is given by Equation
(1.14).
IJ = IC sin(φ1 − φ2), (1.14)
The current through the junction is IJ , and IC is the junctions critical current.
The phase of the wave functions on the boundaries of the insulator are φ1 and φ2. If
the current exceeds the junctions critical current, the dominant transport mechanism
becomes normal electron tunnelling rather than super-electron tunnelling.
The two superconductor plates also act as a capacitor at non-zero frequencies.
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Figure 1.6: Illustration of the superconductor wave function across a barrier
Taking the current-phase relationship, non-linear normal electron tunnelling, and
capacitive effect into account an approximate lumped circuit element representation,
known as the RSCJ model, can be constructed. The RSCJ model circuit equivalent
is shown in Fig. 1.7.
Figure 1.7: Generalized RCSJ circuit model
The hourglass element in Fig. 1.7 denotes the super-current phase relationship.
The Josephson Junction as a whole is often denoted by the more compact cross, as
shown in Fig. 1.8.
The DC IV-characteristics of the Josephson Junction can be hysteretic. The
Stewart-McCumber parameter, βC , of the junction, as given by Equation (1.15),







where RJ is the junction’s resistance and CJ is the junction’s capacitance.
If the junction is over-damped, βC > 1, then the RC-time constant dominates the
response time, and the junction is non-hysteretic. If the junction is under-damped,
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Figure 1.8: Josephson Junction Circuit Component Diagram
βC < 1, then the Junction time constant dominates the response time and the
junction is hysteretic. For minimal response time, the junction needs to be critically
damped, βC = 1.
The Stewart-McCumber parameter can be engineered by adding a shunt resistor
in parallel to the junction. It is common in literature for the shunt resistor to be
left out of the circuit diagram and only to state the designed Stewart-McCumber
parameter.
The exact junction response is, unfortunately, much more complicated as the
external circuitry and the junction non-linearity influences the response. Even if
the junction is viewed in isolation with its shunt resistor the shunt resistor has
an inductance which causes the response to change in a non-negligible way. This
makes it essential to perform dynamic simulations to verify superconductor circuit
behaviour.
1.3 Background on Single Flux Quantum Electronics
There are multiple types of digital superconductor electronics. Single Flux Quan-
tum (SFQ) [4; 8; 9; 10; 11], Quantum Flux Parametron (QFP) [12; 13], Reciprocal
Quantum Logic (RQL) [14], are all superconductor electronics families with differ-
ent advantages and disadvantages. We will focus on Single Flux Quantum (SFQ)
as it is the oldest and most researched superconductor electronic technology still in
development today. Types of SFQ technologies include Rapid SFQ (RSFQ) [4], LR-
loaded RSFQ (LR-RSFQ) [8], Low Voltage RSFQ (LV-RSFQ) [9], Energy-Efficient
RSFQ (ERSFQ) [10], and Efficient SFQ (eSFQ) [11]. We will further refine our focus
on RSFQ for its reliability and extensive research.
1.3.1 Logic
If a Josephson Junction is driven with a current that exceeds its critical current,
the Josephson Junction lets through an integer number of magnetic flux quanta
or, differently stated, an integer number of single flux quantum passes through the
junction [4]. If only one single flux quantum passes the junction, the result is a
picosecond scale voltage pulse [4]. This pulse has an area of one Φ0 [4].
∫
VSFQ(t) dt = Φ0, (1.16)
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Figure 1.9: Single Flux Quantum Pulse
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Figure 1.10: Single Flux Quantum Logic
where VSFQ(t) is the voltgae of an SFQ pulse.
Since the relationship between current and phase is dφdt =
2π
Φ0
V , the pulse is also
equivalent to a 2π phase shift [4]. A SFQ pulse and its phase shift is visualized in
Fig. 1.9.
The short time scale and quantized area of the pulse make it ideal for digital
circuits [4]. These pulses can be used to encode digital information [4]. RSFQ
circuits encode a digital one as the presence of a pulse and encode a digital zero as
the absence of a pulse [4]. This encoding requires synchronization with a reference
clock pulse to disambiguate a late pulse from an absent pulse [4]. Fig. 1.10 illustrates
the logic encoding.
1.3.2 Transmission
If a junction undergoes a 2π phase shift, the phase difference causes a redistribution
of current in the circuit [4]. If a receiving junction is current-biased, the additional
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current that enters it can cause it to trigger and create another SFQ pulse [4]. This











Figure 1.11: Josephson Transmission Line Circuit Schematic
Fig. 1.11 shows a JTL circuit. The junctions are biased so that they will trigger
after the previous junction has triggered [4]. This causes the pulse to propagate
along the JTL [4].
The JTL has very high operating margins [15]. It can be used as an impedance
matching circuit between other cells and can also be used to introduce an additional
time delay [15; 16].
1.3.3 Storage and Decision
Since a pulse redistributes current, a pulse can cause a superconductor circuit to
store flux or release stored flux from the circuit [17]. If a junction in a JTL does
not provide enough current to trigger the next junction flux is stored in the loop
between the two junctions [4]. The stored flux acts as a new current bias in the
circuit [4]. If another junction is attached to the untriggered junction, it can be used
as a Decision-Making Pair (DMP) [18].
Fig. 1.12 shows an RSFQ D-Flip Flop (DFF), which operates on this principle.
If there is flux is stored between junction B1 and B2, then an arriving clock pulse
will cause B2 to trigger and release an output pulse [4]. If there is no flux stored
between junction B1 and B2, then an arriving clock pulse will cause B3 to trigger
without releasing an output pulse [4].
1.3.4 Buffer
Backward current in the circuit might cause a junction to undergo a 2π phase shift
and result in a pulse being transmitted in the backward direction on transmission
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Figure 1.13: Single Flux Quantum Buffer Circuit Schematic
elements [19]. This is not the desired behaviour and will potentially break the oper-
ation of other components if a pulse arrives from an output port [4; 19]. An escape
junction can be used to release a reverse pulse [4; 19].
Fig. 1.13 shows a buffer circuit using an escape junction, B2. An input pulse will
trigger B1 and transmit an output pulse [4]. A pulse from the output will trigger B2
and leave the circuit [4].
1.3.5 Logic gates
The operation of an SFQ logic gate follows a pattern [17]:
1. An inputs pulse arrives
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Figure 1.14: Single Flux Quantum Passive Transmission Line Driver and Reciever Circuit
Schematic
2. Flux is possibly stored, moved, or released
3. Possible transmission of output pulses
This pattern can be implemented using a combination of multiple transmission,
storage, decision, or buffer parts [18]. Decomposing a circuit into these basic struc-
tures simplifies the understanding of the circuit. The biasing point of the circuit has
to be adjusted to maintain the correct operation.
The bias current can be applied in any manner as long as the junctions are
biased with the correct currents. Current sources can be moved, and current can
flow between parts of the circuit. Bias current can also be applied with flux linkage,
as is sometimes the case in eSFQ [11].
1.3.6 Passive Transmission line
The distance between logic gates increases as designs become larger [20]. One cannot
increase the distance between junctions in a JTL indefinitely as the flux could poten-
tially become stored if the inductance in the connecting loop becomes too large [21].
Chaining JTLs together requires a large amount of biasing current, and introduces
a considerable time delay [20]. By adding a resistive element in series in the loop
prevents flux from being trapped and the pulse can then ballistically propagate along
the line [20].
Fig. 1.14 shows a passive transmission line driver and receiver circuit, which can
be used to connect gates between long distances.
1.4 Objectives
With the ever-increasing importance of cell design in superconductor VLSIs, we aim
to develop more accurate, faster, and more robust methods to aid circuit designers.
In effect, we are improving electronic design automation (EDA) for high-frequency
SFQ circuits.
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Our developed methods aim to improve modelling accuracy, simulation integra-
tion, and automated circuit optimization. All methods address problems faced by
circuit designers today.
We have summarized the objectives of this dissertation by specifying the areas
we intend to improve:
1. High-frequency characterization of superconductor transmission line structures
2. Accurate high-frequency superconductor SPICE models
3. Improved automated yield optimization of RSFQ circuits
4. Improved inductance modelling
1.5 Document Layout
In Chapter 2, published work on high-frequency passive transmission lines is pre-
sented. The contributions of this work and the importance of the contributions to
this dissertation are highlighted.
In Chapter 3, superconductor vector fitting is presented to produce a supercon-
ductor state-space macro model from a frequency-response. The required theory
behind modelling and vector-fitting is presented. How the vector fitting technique is
extended to superconductor models is explained. The Passive Transmission Line is
handled in detail, and a highly accurate SPICE model is produced.
In Chapter 4, published work on the Distance-to-Failure-Maximization optimiza-
tion algorithm for RSFQ cells is presented. The contributions of this work and the
importance of the contributions to this dissertation are highlighted.
In Chapter 5, work submitted for publication on the fundamental inductance
model is presented. The contributions of this work and the importance of the con-
tributions to this dissertation are highlighted.
In Chapter 6, the cumulative work in this thesis is applied to the design of
a Josephson Transmission Line with integrated drivers and receivers (JTLT). The
JTLT is designed to function at high frequency, 100 GHz, and even when driving a
PTL at resonance. The high-frequency PTL SPICE model is used to account for
pulse transmission and reflection in the circuit accurately. The JTLT is optimized





The distance that single flux quantum (SFQ) pulses need to be transmitted con-
tinuously increases as more complicated designs increase chip area. Very-large-scale
integration (VLSI) requires automated place-and-route tools [22], and these tools
could create long routes between connected components. Superconducting passive
transmission lines (PTLs) are used to transmit SFQ pulses across these long dis-
tances [23]. Dispersion and attenuation on the PTL can lead to timing variations
and even operational failure.
Modelling a PTL as an ideal lossless transmission line [20; 23] ignores AC-losses in
the superconductors. Linearizing the superconductivity effect at the point where the
SFQ pulse train carries maximum energy is more accurate [20], but it then incorrectly
includes DC losses. Flux trapping cannot happen in a loop with DC losses, and
this fundamental phenomenon is, therefore, not included in the model. Thus, for
accurate designs of long-distance interconnects an improved superconductor passive
transmission line model is required.
In this chapter, we develop a numerical method to calculate the frequency-
dependent characteristics of superconductor transmission line structures efficiently.
The ambient temperature and changes in penetration depth with frequency are taken
into account when solving the electromagnetic fields of a superconductor transmission
line. The frequency-dependent effects of an example PTL designed for the MIT-LL
SFQ5ee process [24] are shown.
2.2 Published Work
All relevant work, attached in Appendix A, is published in
• P. le Roux, K. Jackman, J. A. Delport, and C. J. Fourie, "Modeling of Super-
conducting Passive Transmission Lines," IEEE Trans. Appl. Supercond.,
vol. 29, no. 5, pp. 1-5, Aug. 2019.
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Figure 2.1: PTL illustration with the accentuated features for visibility. The image origi-
nally appeared in the article as attached in Appendix A.
2.3 Summary of research contribution
• The numerical instability noted in the numerical calculation of Zimmermann’s
superconductor complex conductivity [25] was fixed.
• The singularities in Zimmerman’s superconductor complex conductivity inte-
gral [25; 26] was analytically removed by using the Gauss-Chebyshev quadra-
ture to perform the integral. This resulted in improved accuracy and improved
the efficiency of numerical routine.
• The quasi-TM formulation [27] was transformed into weak-variational form.
FEniCS [28], a FEM library, was used to solve the weak-variational form. This
resulted in a numerical programme that can calculate the transmission line
properties of a given transmission line structure.
2.4 PTL example
As an example, we will, throughout this thesis, use a 4.5 µm wide PTL designed
for the MIT-LL SFQ5ee process. The width was chosen to give a DC characteristic
impedance, Z0, of approximately 5 Ω. The dimensions and parameters are the same
as given in Appendix A.
Fig. 2.1 shows an illustration of the example PTL. All layers have a thickness of
200 nm, and x0 = 9.1 µm, x1 = 1.8 µm, x2 = 4.5 µm, x3 = 1.2 µm, and x4 = 0.6 µm
The ground-plane and sky-plane, of the MIT-LL PTL, are continuously stitched
with a stitch pitch of 5 µm. In this thesis, we will ignore the 3D effects as they have
negligible influence on the propagation parameters.
The material parameters for Niobium are listed in Table 2.1, and are the same as
in Appendix A. Data on the dielectric losses over frequency in the SFQ5ee process
were unavailable, so a lossless dielectric with ε = 4.6ε0, where ε0 is the permittivity
of free space, was used.
The quasi-TM FEM solver, along with Zimmerman’s superconductor complex
conductivity, was used to determine the accurate characteristic impedance and prop-
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σdc 2.4× 105 S cm−1
τscatter 3× 10−14 s





























Figure 2.2: Frequency dependent per-unit parameters of the PTL under study
agation constant of the example PTL. The temperature, as in Appendix A, was set
to 4 K. The results are shown in Fig. 2.2.
2.5 Conclusion
The numerical method to calculate complex conductance expression from Zimmer-
mann was improved. A technique that can be used to determine the propagation
characteristics in arbitrary superconducting structures was shown. The technique
matches much slower 3D methods and is accurate for a wideband frequency range.
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2.5.1 Closing remarks
The wideband frequency-response moves us closer to understanding the effect a long-
distance PTL has on PTL-drivers and receivers. The next step is to convert the






A macro-model is a simplified model that describes a much more complex system
[29]. The macro-model can be used in place of the more complex model it describes
while maintaining a high degree of accuracy without the unnecessary computational
overhead [29]. With the frequency-dependent characteristics of PTL structures pre-
viously calculated, the next step is to find a simplified macro-model which can be
used in time-domain simulations. In this chapter, the PTL structure will be explic-
itly handled, but the techniques used to model superconductivity are general and
can be applied to any superconductor interconnect.
First, the per-unit-length parameter previously calculated has to be converted
into a form that relates to voltage and current. The PTL is a frequency-dependent
transmission line. The electrical response can be analytically described by solving












where ZL is the characteristics impedance of the line, γ is the propagation constant
of the line, and l is the line length. Both ZL, and γ are frequency dependent. The













The impedance and admittance of a fixed length PTL can be calculated from the
previously calculated per-unit-length parameter together with equations (3.1) and
(3.2). In this chapter, we will look at finding an accurate macro-model which fits
the PTL’s admittance and impedance for various line lengths.
19
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3.2 Modelling
For superconductor interconnections, such as the PTL, it can be assumed that cur-
rent signals are small, the temperature is constant, and non-linear proximity effects
are negligible. From the assumptions, we can model superconductor interconnections
as continuous linear time-invariant systems. The Josephson Junction is not linear
and cannot be modelled using a linear system. However, modelling and simulation
of the Josephson Junction is outside the scope of this thesis and is covered in other
research [31; 32; 33]. We will, therefore, focus on the linear time-invariant case. This
section discusses the theory behind linear time-invariant system modelling and how
it pertains to modelling admittances and impedances.
3.2.1 Transfer Function
In a linear time-invariant system, we can define a system’s impulse response as h(t).
Given an impulse response of a linear time-invariant system, h(t), the output of the
system is given by
y(t) = h(t) ∗ u(t), (3.3)
where u(t) is a continuous input, and y(t) is a continuous output. This relationship
can be more conveniently expressed in the Laplace domain. Let Y (s) = L{y(t)},





The transfer function in (3.4) might not necessarily be in a form that is easily














then the transfer function can be efficiently converted to time-domain using recursive
convolutions [34]. An excellent rational approximation can almost always be found
for even complex electromagnetic responses. We will, therefore, use the rational
approximation for our linear time-invariant models.
The impedance is a transfer function which takes the currents into the port as
input and outputs the voltages at the ports. Similarly, the admittance is a transfer
function which takes the voltages at the ports and outputs the current out of the
ports. Transfer functions are, therefore, general enough to cover both impedances
and admittances. For generality, we will work with transfer functions when possible.
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3.2.2 Multi-port systems
The admittances and impedances for multiple ports take multiple inputs and produce
multiple outputs. Admittances and impedances are, therefore, Multi-input Multi-
output (MIMO) systems. The transfer function representation can be extended to
a MIMO system by having a transfer function matrix, H(s), where each element








Hn1(s) · · · Hnm(s)

 . (3.6)
where Hij(s) is the output from the ith port as a result of the jth input. The input
and output also then become vectors, U(s), and Y(s), respectively. The system is
then defined as
Y(s) = H(s) ·U(s). (3.7)
3.2.3 State-Space Representation
Alternative to the transfer function representation, a system can be described by a
state-space model. A state-space model defines a system in terms of the system’s
internal state, a vector x(t), the systems inputs, a vector u(t), and the systems
outputs, a vector y(t). In the general case, it can be seen as a system where
d
dt
x(t) = f(t,x(t),u(t)), and (3.8)
y(t) = h(t,x(t),u(t)). (3.9)
This is an ordinary differential equation in time, and much research has gone into
solving systems of the same form. In the linear time-invariant case where the system
is not dependent on the derivative of the input the system can be simplified to a set
of linear partial differential equations
d
dt
x(t) = Ax(t) + Bu(t), and (3.10)
y(t) = Cx(t) + Du(t), (3.11)
where A, B, C, and D are the state-space matrices that describe the system. In the
Laplace domain, the equations become
sX(s) = AX(s) + BU(s), and (3.12)
Y(s) = CX(s) + DU(s). (3.13)
The state-space representation of a transfer function is not unique, but a state-
space representation maps to a specific transfer function. Equation (3.12) and (3.13)
Stellenbosch University https://scholar.sun.ac.za




1F Ai0x0 Ainxn Bi0u0 Binun
Figure 3.1: State-space variables as voltages
can be transformed by rearranging (3.12) and substituting the result into (3.13) to
get
Y(s) = C (sI−A)−1 BU(s) + DU(s). (3.14)
From (3.14) it is clear that the transfer function a state-space system represents
is given by
H(s) = C (sI−A)−1 B + D. (3.15)
Since many state-space representations exist for a single transfer function, there
are multiple conversions from transfer function to state-space possible. The most
convenient conversion depends on the form of the transfer function. The conversion
will, therefore, be handled in the specific instances where required. For now, it
is sufficient to know that a rational transfer function can be easily converted to a
state-space model.
3.2.4 Equivalent SPICE model
If a state-state space representation of a system can be found, the system can be
converted to an equivalent circuit [35; 36; 37]. The lumped model equivalent does
not guarantee positive valued components [37]. For generality, we will adapt the
more general and more abstract model, which uses dependent sources to model in-
teractions [35; 36]. Instead of using equation defined dependent sources, we will use
linear dependent sources as SPICE engines more widely support them.
State-space models contain as many unknowns as there are state variables. Each
of these variables can be expressed as a current or as a voltage. If voltage nodes
represent the state variables, then capacitance can be used to set up the derivative
equation. Alternatively, if currents represent the state variables, then inductors can
be used to set up the derivative equations.
Fig. 3.1 shows how the equations can be set up using capacitances and voltage
nodes. Fig. 3.2 shows how the equations can be set up using inductors and currents.
In both cases, the equations can be scaled for numerical stability.
SPICE engines use modified nodal analysis to solve the partial differential equa-
tion system [30; 38; 39]. When using modified nodal analysis, voltage sources require
an additional unknown [30; 39], the current through the voltage source. All voltage
nodes also correspond to an unknown in the system [30; 39]. For fast simulation, we
will use voltages to represent the state variables as it will result in fewer unknowns.
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Figure 3.4: Impedance state-space implementation
Depending on what the state-space model represents, the input and output vec-
tors can have different meanings. In the case of an admittance matrix, the input is
the voltage over the ports, and the output is the current through the ports. In the
case of an impedance matrix, the input is the current through the ports, and the
output is the voltage over the ports.
Fig. 3.3 shows how an admittance state-space system is realized. Fig. 3.4 shows
how an impedance state-space system is realized. The admittance state-space re-
alization does not add any additional unknowns, where the impedance state-space
realization generates intermediate voltage unknowns. The admittance representation
should, therefore, be preferred if both representations are equally accurate.
3.3 Sanathanan-Koerner Iteration
To get an accurate SPICE model for a PTL, we need first to find an equivalent state-
space system which represents the PTL. The problem can be rephrased as finding
an accurate, rational approximation to the PTLs admittance or impedance transfer
function. The problem, in general terms, is fitting a complex curve to sampled data
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[40], with a rational function of the form













where NN is number of numerator basis functions, ND is the number of denomina-
tor basis functions, the unknowns, ax, are real coefficients to predetermined basis
functions, Φx(s). The basis functions, Φx(s), are required to be rational functions
to ensure that Hfit(s) is also a rational function.
Two main methodologies are used to solve the unknown coefficients in (3.16) [41].
Expectation-Maximization is a general statistical algorithm that can be applied to
find a rational approximation to a complex curve [41]. Vector-Fitting is an iterative
least-squares algorithm that was developed specifically for finding a rational approx-
imation to a given frequency response [42]. Vector-Fitting tends to yield better fits
and can be easily adapted to ensure the stability and accuracy of the model in nu-
merous circumstances [41]. Accordingly, this thesis will focus on Vector-Fitting and
how it needs to be adapted for superconductor models.
The Vector-Fitting algorithm [42] will be explained in terms of Sanathanan-
Kroener iteration [43; 44] as the explanation is, subjectively, more straightforward
than the original explanation.
3.3.1 Pole relocation
The error of the rational approximation is the difference between the actual frequency
response and that of the rational approximation. This can be put mathematically
as




The error, E(s), in equation (3.18) can be minimized using non-linear least-
squares optimization techniques. Unfortunately, the strong non-linearity caused by
the denominator polynomial makes the optimization unstable.
The non-linearity can be removed by multiplying (3.18) with D(s), leading to
E(s)D(s) = H(s)D(s)−N(s). (3.19)
The term, E(s)D(s), in equation (3.19), can be minimized using linear least-
squares optimization, but the denominator will weight the error. Therefore, the
fitted approximation will be less accurate close to the poles of the approximation.
The problem can be mitigated by iteratively weighting the minimization by the
previously calculated poles. The function being minimized then becomes
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This iteration scheme, shown in equation (3.20), is known as Sanathanan-Koerner
iteration. Given discrete samples at different frequency points, (s1, s2, . . . , sk), the






∀ i = 1, 2, . . . , k. (3.21)
The denominator determines the poles of the system. The poles of the system
are, therefore, iteratively relocated until the iteration scheme finished.
In practice, not all frequencies are equally important. Depending on the usage of
the fitted approximation, different frequency samples might be more important and





∀ i = 1, 2, . . . , k. (3.22)
3.3.2 Final Fitting
The numerator coefficients are also solved in (3.21), but after every iteration a newer
and better set of poles are available. After the poles have been fixed, the numerator
should be updated again with the final poles. After iteration n, the minimization of




∀ i = 1, 2, . . . , k. (3.23)
Equation (3.23) is linear as the denominator is fixed. Simlarly to the weighting




∀ i = 1, 2, . . . , k. (3.24)
3.3.3 Basis function
Up until now, we have not specified anything of the basis functions other than that
they are rational functions. The choice of basis functions in Sanathanan-Koerner
iteration is critical, but the exact requirements of the basis functions are not appro-
priately handled in literature.
The basis function for every iteration does not have to be the same. It is also
recommended that the basis function is updated every iteration for numerical sta-
bility.
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where wX(s) is an additional weighting. The additonal weighting exist so that the
numerator and denominator function space can absorb the weighting term, w(s), or
the transfer function term, H(s).
The function space as defined by (3.25) are more general than what we need. To
allow our implementation to be general and use the same function space for both
numerator and denominator we always have wX(s) = 1. We do not require the basis
functions to be affine for fitting superconductor admittances and impedances. Our








The denominator function space also has to be proper, but not strictly proper.
Alternatively put, the denominator function space should have the same amount of
zeros and poles. If denominator function space does not have the same amount of
zeros and poles, the degree of the fitting will change between iterations.
We will dedicate a section to the numerical implementation and the different
basis functions we use.
3.3.4 Uniqueness constraint
One might have noticed that for any solution N(s)D(s) we have infinite equivalent solu-
tions of the form αN(s)αD(s) , where α ∈ R. To remove this ambiguity in the formulation,
we have to add a constraint which guarantees a unique solution. The constraint can
be added by using an affine function space instead of a linear function space. This
is done in the original vector fitting article where ΦD,0(s) was defined as one [42].
We will not follow this approach as we find it beneficial to let an additional
equation define the uniqueness constraint. Using a uniqueness constraint equation
allows the uniqueness constraint to be changed without changing our formulation or
implementation. It was also later shown that having a relaxed uniqueness constraint
has advantages when fitting systems with noise [45].
As the uniqueness constraint will only be enforced in the least-squares sense, it
is crucial to have the constraint weighted enough so that its error is not considered
negligible and not too much to cause ill-conditioning of the overall system. Following
the recommendation of [45] we scale the uniqueness constraint equation so that its
error is proportional to the average of the weighted sampled transfer functions.
Two uniqueness constraints appear in publications [42; 45]. The most widely
used uniqueness constraint is the one used in the original vector fitting article. In
the original article [42], the uniqueness constraint enforced
lim
s→∞
ΦD(s) = 1. (3.27)
This is equivalent to forcing the denominator function to be unity at high frequencies
[42]. The other published constraint is known as the relaxed constraint [45], it
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 = Ns. (3.28)
This is equivalent as enforcing the sum of the real part of Dn(s)Dn−1(s) to be non-zero.
Upon converging, Dn(s)Dn−1(s) will be unity.
The relaxed uniqueness constraint has benefits when the simulation is noisy, but
our transfer functions are exact. We will, therefore, use the original constraint as
specified in the original vector fitting article.




aC,iaD,i ≈ wc, (3.29)
where wc is the uniqueness constraint weighting, and aC,i is the constraint coeffi-
cients.
3.3.5 System of equations
The overconstrained system of equations, (3.22), can be solved using linear least
squares minimization. Following the sign convention most commonly used in litera-







aD,jΦD,j(si) ∀ i = 1, 2, . . . , k. (3.30)
Equation system, (3.30) along with uniqueness constraint, (3.29), can be written
in matrix form
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Equation (3.22) is complex, but require real coefficients. The real and imaginary
part is separated to get a purely real system of equations,


<{Wd · ΦN} −<{Hd ·Wd · ΦD}


















The overconstrained system of equation in (3.35) can be solved using linear least
squares.
3.3.6 Numerical considerations
Sanathanan-Koerner iteration can potentially be numerically unstable [46]. Without
careful considerations when implementing (3.35) one might get large numerical error
[46]. The numerical error comes from the condition number of the system matrix in
(3.35) [46]. The numerical error can be large enough to prevent the iteration process
from converging and can also produce unusably poor fittings.
It is mentioned a few times in literature that normalizing the matrix columns
results in improved conditioning [46; 47; 48]. We have found that not normalizing
the columns makes the procedure fragile. The unnormalized system performed well
when a rational function exactly represents the transfer function. Unfortunately, in
problems where it is a difficult fit, such as is the case with a PTL, the results were
mostly unusable when a higher-order fit was attempted. We, therefore, recommend
that the columns are always normalized.
The other large contributor to the condition number of the system matrix is
the choice of basis function [44; 46]. The conditioning of the linear least squares
problem, Ax ≈ b, depends on the conditioning of AAT . The conditioning of the
system matrix, therefore, depends on the conditioning of ΦXΦTX . The basis function
is discussed in detail in the next section.
3.4 Basis Functions
The mathematical definition of the basis function is given in 3.3.3. This is enough
to formulate the problem, but is not sufficient to define what is required from an
implementation.
From a mathematical viewpoint, it is required that Sanathanan-Koerner function
spaces have basis functions of the form X(s)Dn−1(s) . It is further required that the de-
nominator function space should have the same amount of zeros as poles. Implicitly,
the zeros of the denominator function space should be calculatable.
From an implementation viewpoint, we will also require that the state-space ma-
trices should be constructible from the function space coefficients. This might seem
unnecessary, but in practice, the zeros of rational transfer functions are calculated
by converting the transfer function into state-space representation and solving the
zeros of the state-space system. Being able to construct the state-space system from
the final fit is also essential for using the model in further simulations.
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Zeros of state-space system
As previously stated the zeros of the transfer function has to be calculated. In
our implementation, we will always calculate the zeros of the transfer function by
calculating the zeros of the state-space system.




X(s) = sX(s). (3.36)





However, D is not always invertible, and (3.36) is only usable if D is invertible.
Fortunately, we only have to be able to find the zeros of the denominator function
space, and for the denominator function space to have as many zeros as poles, D is
required to be invertible. In the case where a relaxed constraint is used, the solution
can be almost zero [45]. This makes the calculation of the zeros of the state-space
system of the denominator function space numerically unstable. If this happens,
then different uniqueness constraint should be used [45]. We do not use a relaxed
uniqueness constraint, so we do not have to follow this procedure, but due to our
general implementation and formulation, this is trivial to implement.
3.4.1 Polynomial basis functions
The naive choice of basis function is a monomial series of increasing order weighted
by the denominator. In the original article on Sanathanan-Koerner iteration, the





However, one can factorize a Vandermonde from ΦΦT [46]. Vandermonde ma-
trices rapidly become ill-conditioned for higher powers [49]. This ill-conditioning
severely limits the order of the rational function that can be fitted.
Due to the limitations of the monomial series basis functions, it cannot be used
to fit the admittance and impedance characteristic of a passive transmission line.
Accordingly, we will not spend any further time expanding on the polynomial basis
function.
3.4.2 Rational basis functions
The usage of rational basis functions comes from the original Vector Fitting article
[42]. In the original Vector Fitting article the iteration scheme used a new formulation
but was later shown to be a generalization of Sanathanan-Koerner iteration with
rational basis functions [44]. The use of rational basis function made the iteration
scheme stable enough for most higher-order fittings [42; 46].
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where NP is the number of poles in the system, and NR is the remaining order after
N(s) and D(s) van be factorized. From (3.38), it follows that one can use each






The state-space realization of the rational basis function can be obtained by
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Since complex poles and residues come in pairs, a slight modification has to
be made [42]. The basis functions for the corresponding complex pole pair can
be transformed so that real coefficients, ai and ai+1, correspond to the real and
imaginary part of the complex residue pair [42]. Given that the complex pole pairs














The submatrices which correspond to the complex pole pairs have to, conse-
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The basis function matrix, Φ, which closely resembles a Cauchy-matrix [46], is
significantly better conditioned than the monomial basis function. This improved
conditioning is what makes it possible to do higher-order fitting. The problem be-
comes ill-conditioned if the real part of the complex pole pairs becomes too large
relative to their imaginary component [46]. According to [46], most physical systems
have poles with relatively small real components.
3.4.3 Orthonormal




1, if i = j
0, otherwise
. (3.49)








This requires a numerical orthonormalization procedure, such as the Gram-
Schmidt procedure, to attain the basis functions [46]. If the frequency samples
are evenly and finely spaced, and no poles sit very close to the edges of the sampled









To not delve into unnecesary detail we will only present the basis function and
their state-space representation, as in [46], here. For a detailed account see the
























. . . . . . 0

































Similarly to the rational basis function case, the basis function has to be trans-

























(s− pi)(s− p∗i )
. (3.58)




<(p) + |pi| <(p)
]
. (3.59)
while the rest of the matrices remain unchanged.
The orthonormal rational basis functions remain well conditioned even if the
starting poles are chosen poorly, or the transfer function has poles with large real
components. We recommend always using orthonormal rational basis functions dur-
ing the pole-relocation process.
3.4.4 Closing remarks
One might be tempted only to use orthonormal basis functions as they provide ex-
cellent conditioning. Unfortunately, they have dense state-space matrices. Rational
basis functions provide sparse state-space matrices but can have poor condition-
ing in certain circumstances [46]. However, rational basis functions do have good
conditioning when the poles are close to optimal [46].
A good strategy would be to use orthonormal basis functions during the pole
relocation process and switch over to rational basis function during the final fitting
process. This ensures that the pole relocation process is numerically stable and that
the final fitted state-space matrices are sparse. This is why it is so important to
have a formulation and implementation which is agnostic to the basis function being
used.
3.5 Vector Fitting
So far, the fitting of a single-port system has been discussed. A single port system
is very seldom sufficient to describe practical systems. Even a simple resistive con-
nection has two ports. It is, therefore, necessary to extend the system identification
to MIMO systems.
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The name, Vector Fitting, comes from fitting vector-valued functions. The exten-
sion of the vector fitting formulation to handle vector-valued function also applies
to Sanathanan-Koerner iteration. We will continue with the Sanathanan-Koerner
iteration formulation.
3.5.1 Multi-port systems
A MIMO system can be seen as the sum of separate SISO systems [50]. The simplest
way to fit a multi-port system is then to fit the individual transfer function matrix
entries and construct the MIMO system from the individual SISO systems.
Lets denote the fit of transfer function matrix entry, Hij(s), as H
fit
ij (s). Hij(s)
has the following state space matrices Aij , Bij , Cij , Dij . The transfer funciton matrix,
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Dn1 · · · Dnm

 . (3.63)
The resulting MIMO state-space system quickly becomes large for a large number
of ports. A better method for a MIMO system is required.
3.5.2 Common pole optimization
If each of the SIMO systems in the MIMO system has a common pole structure, the
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Cn1 · · · Cnm

 . (3.66)
Fitting multiple transfer functions with a common pole set would substantially
reduce the resulting state-space model. Hence, the need for vector fitting.
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3.5.3 System of equations
In the vector fitting process, each numerator has its own set of coefficients, but all
share the same pole coefficients. The system of equations corresponding to each
















Combining all the system of equations of the individual transfer functions, (3.67),
with the uniqueness constraints results in (3.68).


<{W1Φ1} 0 · · · · · · 0 −<{W1H1Φ}
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... 0 <{WnΦn} −<{WnHnΦ}
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... ={WnΦn} −={WnHnΦ}

























The system matrix in (3.68) is sparse, and a substantial speed-up can be obtained
by using a sparse solver [51]. The solution of the numerator coefficients during the
pole relocation process is also unused [51]. The numerator coefficients are uncoupled
from each other [51]. This sparsity pattern can be exploited [51]. Following [51], we
apply QR-factorization to (3.69), and by multiplying both sides with the transpose







































The denominator coefficients of the new system of equations, (3.70), are not
dependent on the numerator coefficeints [51]. Only the denominator part, (3.71), of













Combining all equations from all the transfer functions along with the uniqueness
constraint gives us (3.72).
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Solving (3.72) gives a substantial computation speed-up compared to the original
system of equations, (3.68). This formulation is known as the fast vector fitting
formulation [51].
3.6 Superconductor Vector Fitting
Before a moderately sized PTL structure is investigated we first look at a short 10 µm
long line. An inductor segment well represents the short line’s admittance. We can,
therefore, use this short line as a test to see that our model operates as expected.
For a test signal, we extracted an SFQ waveform from the output train of a DC-SFQ
converter. The test signal is shown in Fig. 3.5, and the inductive response is shown
in Fig. 3.6. I1 refers to the current into the first port and I2 refers to the current
out of port 2.
Using (3.1) and the per-unit parameters calculated from our example PTL in
section 2.4 we calculate addmitance of the 10 µm long PTL. The addmitance is fitted
using the previously described vector fitting algorithm. An excellent fit is achieved
by using six complex pole pairs.
Due to the size of the fitted model, we will not include the model details. The
model is a rational approximation, and the poles and residues have no physical
meaning, and, therefore, no reasonable subset of the model can be shown in isolation
either. All information that the model provides can be seen in the frequency response
of the model. Hence, we will only show the frequency response of all fitted models.
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Figure 3.6: Inductive response to the test waveform
The reference and fitted admittance of the 10 µm long PTL is shown in Fig. 3.7,
and Fig. 3.8 respectively.
The extracted state-space system is converted to JoSIM SPICE format and run
with the same test waveform as the inductor approximation. The resulting current
plot is shown in Fig. 3.9.
The resulting waveform is initially correct, but starts dissapating current contin-
uously. Not shown in the plot, but the current dissapates to zero given enough time.
The fitted model does not trap flux as expected. This approximation is passable if the
model is never used in a situation where it might trap flux and is unsensitive to the
very low frequency characteristics of the model. This unexpected behaviour might
cause some suprises when used in a larger more complicated design simulations. How
would one verify that flux is not accidentally trapped in the PTL if the approximated
model prevents it? It is therefore required to identify what is happening during the
fitting process and how to correctly fit a superconductor model.
3.6.1 Superconductor requirements
Superconductors have ideal DC responses due to their unique properties. First, the
responses must be characterized in terms of admittance, impedance, and scattering


















−1, if i = j
0, otherwise
∀ j = 1, . . . , n. (3.75)
where Lii is the equivalent inductance to ground of the ith port. The ports of
the admittance are considered shorted, and (3.73) is also true if it is connected with
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Figure 3.7: Admittance of the 10 µm long PTL
a superconductor to another port.













jωLij = 0, and (3.77)







In the admittance case of our PTL, we, therefore, have a pole at ω = 0, which is
outside the fitting range. The pole can, also, never be within the fitting range as it
would require a numerical infinity at ω = 0. The inaccuracies of fitting a function
with a pole outside the fitting range are already mentioned in [42]. We observe
precisely the error that is observed in [42]. The fit is accurate in the fitting range
with large errors outside of the fitting range around the external pole.
It would be tempting to just fit the impedance with w = 0 included in the
fitting range, but the system of equations is enforced in a least-squares sense. The
impedance would not be exactly 0, which is the requirement for the model to behave
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Figure 3.8: Approximated admittance of the 10 µm long PTL using Vector Fitting
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Figure 3.9: Vector Fitted approximation’s response to the test waveform
Admittance Impedance
Basis Function Transformation Φ(s) = Φ′(s) + 1sL —
Non-superconducor response H ′(s) = H(s)− 1sL —
Non-superconducor weighting w′(s) = w(s) —
Table 3.1: Superconductor subtraction
like a superconductor. For superconductor vector fitting the superconducting effect
has to be exactly enforced.
3.6.2 Superconductor modification
Superconductor Vector Fitting is any vector fitting algorithm which exactly enforces
(3.73) and (3.76) for admittance, (3.74) and (3.77) for impedance, and (3.75) and
(3.78) for S-parameters.
We propose two methods to enforce superconductivity exactly: Superconduc-
tor subtraction, and Superconductor factoring. The S-parameter superconductor
constraints add coupling between the different matrix entries. This prevents the
speed-up of the fast variant of the vector fitting algorithm. We will, therefore, not
investigate superconductor vector fitting applied to scattering-parameters. Not due
to the difficulty in implementation or formulation, but simply because the admittance
and impedance fitting is computationally an order of magnitude less expensive.
Superconductor subtraction is when the superconductor effect is subtracted from
the superconductor response. The modified response is then fitted using standard
vector fitting algorithms. The superconductor effect is then added back to the fitting
response to get back the superconductor response. This is equivalent to having
the superconductor network attached to the non-superconductor fitted network in
parallel. Superconductor subtraction is only possible with Admittance parameters
as the Impedance requires a numerical zero which is not possible to obtain using a
linear transform. The modifications necessary are described in Table 3.1.
Superconductor factoring is when the superconductor effect is factored from the
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Admittance Impedance
Basis Function Transformation Φ(s) = Φ
′(s)
s Φ(s) = sΦ‘(s)
Non-superconducor response H ′(s) = sH(s) H ′(s) = H(s)s
Non-superconducor weighting w′(s) = w(s)s w
′(s) = sw(s)
Table 3.2: Superconductor factoring
Figure 3.10: Approximated admittance of the 10 µm long PTL using Superconductor
Vector Fitting
superconductor response. The modified response is then fitted using standard vec-
tor fitting algorithms. The superconductor factor is then multiplied into the fitted
response to get back the superconductor response. This is equivalent to having the
superconductor effect added through a series state-space transformation on the non-
superconductor network. The modifications necessary are described in Table 3.2.
The above weighting adjustments are neccesary so that the weighting of the
original problem is not adjusted. The vector fitting transformation are derived in
Appendix G. When the exact DC response of the system is known, we recommend
fitting the Admittance using superconductor extraction as this DC response can be
exactly enforced. When the DC response is not known, we recommend supercon-
ductor factoring as the DC response is then fitted in the least-squares sense.
3.6.3 Results
We implemented the superconductor modification to our programme and determined
an improved model which obeys the superconductor constraints. In our PTL model
we know the DC inductance exactly so we used the superconductor subtraction
method. We fitted the 10 µm long PTL response again and the fitted admittance is
shown in Fig. 3.10.
The model was converted to JoSIM format and tested with the test signal. The
current response is plotted in Fig. 3.11.
The approximated admittance is still excellently fitted using six complex pole
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Figure 3.11: Superconductor Vector Fitted approximation’s response to the test waveform
pairs. The current response to the test signal correctly exchibits expected low-
frequency characteristics.
With the superconductor vector fitting, we now move on to fitting a moderately
sized 1 mm long PTL.
Superconductor vector fitting was applied to the admittance of the 1 mm long
PTL using 32 initial complex pole pairs. The fitted admittance is shown in Fig. 3.13.
Even with the resonances on the PTL the fit remains excellent.
3.7 Modality
The superconductor vector fitted PTL, again, looks correct, but if the model where to
be terminated by an open circuit and driven by a voltage source the result would not
be close to the expected response. The response is expected to give the impedance
parameters of the PTL, as shown in Fig. 3.14, but instead the very wrong response,
as shown in Fig. 3.15, is obtained.
The reason for this error is because the error of the admittance parameters is
minimized with no regard for the eigenvalues of the admittance parameters. If the
admittance parameters contain both small and large eigenvalues, the small eigen-
values are given a relatively small weighting in the fitting problem. The impedance
parameters are the inverted admittance parameters. The small eigenvalues of the
admittance parameters become the large eigenvalues of the impedance parameters.
The error in the small eigenvalues is magnified, which is what caused the mas-
sive error in the fitted response. The eigenvalue value is error is calculated with∣∣∣ eig(Y
fit)−eig(Y ref )
eig(Y ref )
∣∣∣. The eigenvalue error is shown in Fig. 3.16, and confirms and
visualizes the problem.
This extreme error, up to 12500%, is unacceptable and needs to be corrected.
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Figure 3.12: Admittance of the 1 mm long PTL
3.7.1 Projection
Vector Fitting where the eigenvalue error is minimized is called Modal Vector Fitting
[47]. Instead of weighting the problem inversely proportional to the magnitude of
the matrix entry, each matrix row is projected onto each eigenvector and weighted





Hfit · v − λivi
)
≈ 0. (3.79)
The system of equations resulting from the modal weighting, (3.79), is signif-
icantly larger and denser than the original problem [47]. The fast vector fitting
method can also not be utilized in its current form. There is a fast modal vector
fitting algorithm, but it is still significantly slower than the conventional fast vector
fitting algorithm [48].
For a general frequency-dependent network equivalent (FDNE) structure, this
approach must be followed. However, for a two-port network, such as a PTL, a more
straightforward solution exists.
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Figure 3.13: Approximated admittance of the 1 mm long PTL using Superconductor Vector
Fitting
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Figure 3.14: Reference PTL model impedance
3.7.2 Real Transform
The admittance matrix of a transmission line is symmetric and reciprocal. There
exists a transformation matrix, T2, which diagonalizes all symetric and reciprocal
2x2 networks. The diagonalization process, and the transform matrix, T2, is shown
in (3.80), and (3.81) respectively.













The transformation matrix, T2, is symmetric, T2 = TT2 , and unitary, TT2 = T
−1
2 .












Modal Vector Fitting can also be enforced by applying a constant real trans-
formation matrix if a frequency-independent matrix can be found that diagonalizes
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Figure 3.15: Superconductor Vector Fitted PTL model impedance
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Figure 3.16: Eigenvalue error of the Superconductor Vector Fitted PTL model
the system. It was shown that such a matrix, T2, exists for all 2x2 symmetric and
reciprocal networks. The procedure is therefore applicable for modelling the PTL.
3.7.3 Application
The PTL admittance parameters are diagonalized using the transformation matrix,
T2 and symbolically simplified as shown in (3.83). The superconductor modification
is made to the diagonalized PTL admittance and is shown in (3.84).












































Since coth(γl2 ) goes to infinity tanh(
γl
2 ) necessarily goes to zero. The terms should
be weighted inversely proportional to the eigenvalues and in this case, the diagonal-
ized PTL admittance. The coth term would be weighted inversely to the unmodified
term, but the tanh term should, therefore, be weighted inversely proportional to a
term that goes to zero. It is, therefore, necessary to analytically enforce the zero of
the system and simultaneously reweight the system to make the problem numerically
feasible. The superconductor vector modification that enforces the impedance to go
to zero can be used. It both enforces a zero at the origin and the reweighted problem
does not have an infinite weight.
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Figure 3.17: Eigenvalue error of Superconductor Modal Vector Fitted PTL model
3.7.4 Results
We implemented the modal modification to our program and determined an im-
proved model which enforces modal accuracy. The fit was, again, performed using
32 complex pole pairs as starting poles. The eigenvalue error is plotted in Fig. 3.17.
We can see that the error is significantly lower and resembles the error of a usable
model. Most of the error is situated around the gap frequency. This makes intuitive
sense as the sharp discontinuity of the derivative cannot be exactly approximated by
rational functions. Fortunately, very little of the energy of an SFQ pulse is situated
in that region. The second most error is situated at the first resonance peak. This
is the effective limiting error of the model. The error can be further reduced by
increasing the pole count or increasing the weight around the area of interest, but
for our study, it is not necessary.
To ensure that a small eigenvalue error corresponds to accurate admittance and
impedance parameters, we plotted the admittance and impedance parameters in
Fig. 3.18, and Fig. 3.19 respectively.
From the admittance and impedance parameter plot, we can see that both pa-
rameters are accurately represented.
3.8 Passivity
The modally accurate superconductor vector fitted PTL, again, looks accurate, but
if the model is used in a unity feedback loop, the response will continue to increase
until the simulation engine terminates. The PTL model is clearly not passive, and
a unity feedback loop will continuously add energy to the system. For a system to
be passive, the eigenvalues of the conductance should be positive.
eig(<{Y}) >= 0 (3.87)
To confirm that our model is indeed non-passive the conductance of the modal
superconductor PTL model is plotted in Fig. 3.20. We can clearly see that the
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Figure 3.18: Superconductor Modal Vector Fitted PTL model admittance
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Figure 3.19: Superconductor Modal Vector Fitted PTL model impedance
Stellenbosch University https://scholar.sun.ac.za
CHAPTER 3. SUPERCONDUCTOR TIME-DOMAIN MODELLING 51














<{eig(Y )} = 0
Figure 3.20: Superconductor Modal Vector Fitted PTL conductance eigenvalues














<{eig(Y )} = 0
Figure 3.21: Superconductor Vector Fitted PTL conductance eigenvalues
conductance drops below zero. This is a small passivity violation, but a passivity
violation none the less. It is pure coincidence that the violation is so small. If
we inspect the non-modal model for passivity, shown in Fig. 3.21 we see that the
situation is much worse.
The standard passivity enforcement techniques that are used in standard vector
fitting can be directly applied to the modal superconductor vector fitting algorithm.
The numerical procedure will be explained.
3.8.1 Residue perturbation
Many methods exist for passivity enforcement [52; 53; 54; 55]. Due to its effectiveness,
we will use residue perturbation to passivate the PTL model. A constraint is added
to ensure that the eigenvalues of the conductance are positive [52]. This results in
the constrained least squares problem shown in (3.88).
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The conductance is enforced only at select violating frequencies to discretize the
constraint. The violations are then iteratively updated after the constrained problem
is solved. It is assumed that the changes required in the residues are small enough
to linearize the effect the residues have on the conductance eigenvalues. This makes
eig(G(x)) >= 0 a set of linear inequality constraints.
For the PTL or any model that has a constant real transformation matrix, the
passivation can be individually applied to each diagonal entry. This results in the




The simplified passivity enforcement does not require the eigenvalues of the con-
ductivity to be linearized as the system is already linear.
3.8.2 Optimal constraining frequencies
To minimize the number of constraints, and to not let bands of violation persist
in our model, we need a way of determining in what frequency bands our model
becomes passive. Sampling the model over a wide frequency range is impractical
as violations outside the sampling frequency can be missed [56]. To determe where
the model might become passive one must first calculate eig(<{Y}) = 0 [56] . For
symmetric admittance models, such as our PTL, the crossing points of eig(<{Y})
can be determined by computing the purely imaginary eigenvalues of the half-size
singular admittance test matrix shown in (3.90) [56].
S = A(BD−1C−A). (3.90)
After determining all the crossing points from the half-size singular test matrix,
one should determine which bands are frequency violations bands. The midpoint of
all the bands, any point before the first crossing and any point after the last crossing
is sampled to determine which bands are causing passivity violations. From within
each band, the point of maximum passivity violation can be determined through
any numerical technique. The constraining frequencies do not need to coincide with
the points of maximum passivity violations and can even be centre points of the
band. However, choosing the constraining frequencies to coincide with the maximum
passivity violation does reduce the number of passive correction iterations.
3.8.3 Quadratic programming
After determining the frequency points at which passivity should be explicitly en-
forced, we can proceed with the numerical implementation. Unfortunately, the con-
strained linear least-squares problem is significantly more challenging to solve than
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Figure 3.22: Passivated Superconductor Modal Vector Fitted PTL conductance eigenval-
ues
the standard linear least-squares problem. The problem has to be rephrased into a
quadratic programming problem [57]. From [57], if the least squares problem is in
the form
Ax ≈ b





should be minimized subject to
Gx ≤ h. (3.93)
The quadratic programming problem defined by (3.92), and (3.93) can be solved
by any quadratic programming solver. We used cvxopt [58] to solve the quadratic
programming equivalent of the constrained least squares problem, (3.89).
3.8.4 Results
We implemented the passivity enforcement with residue perturbation to our program
and determined a passive model which still enforces modal accuracy. The fit was,
again, performed using 32 complex pole pairs as starting poles. The passive model
only has eig(<{Y}) = 0 at ω = 0 and the model is never non-passive, eig(<{Y}) >=
0. The plot showing the region of the previous passivity violation is shown in Fig.
3.22.
The change in residues from the non-passive to the passive model was minimal.
The increase in error should be negligible. To ensure that that is indeed the case the
eigenvalue error is shown in Fig. 3.23
The eigenvalue errors remain almost unchanged with the difference not visible in
the visualisation.
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Figure 3.23: Eigenvalue error of the Passivated Superconductor Vector Fitted PTL model















Figure 3.24: Passivated Superconductor Modal Vector Fitted PTL model short circuit
response
3.9 Results
With a highly accurate and passive model for the PTL we can start investigating
the time-domain response of PTLs.
3.9.1 Comparing the PTL with an ideal TL
In this test setup we connect one side of the PTL with a voltage source that generates
a test signal and we test the responses with different loading conditions. We compare
with an ideal PTL to see the difference that the more accurate model makes.
First, we test the short-circuit response. The short-circuit PTL response is shown
in Fig. 3.24, and the short-circuit ideal TL response is shown in Fig. 3.25.
We can see that in the ideal case, the pulse shape remains unaffected. The pulse
will perfectly reflect as long as the simulation keeps running. The pulse on the PTL
starts spreading out, and its’ peak decreases as time goes on. The PTL response
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Figure 3.25: Ideal TL model short circuit response













Figure 3.26: Passivated Superconductor Modal Vector Fitted PTL model open circuit
response
also achieves a steady-state where the current is equal to Φ0LPTL .
Next, we test the open circuit response. The open-circuit PTL response is shown
in Fig. 3.26, and the open-circuit ideal TL response is shown in Fig. 3.27.
Again, we can clearly see that in the ideal case the pulse shape remains unaffected.
The pulse will, again, perfectly reflect as long as the simulation continues to run.
Similarly, the pulse on the PTL starts spreading out and its’ peak is decreasing as
time goes on. This time the pulse achieves a steady state where there is no current
flowing in the PTL.
3.9.2 Propagating pulse
It is clear that the pulse shape changes over time on a PTL. Next, the transformation
of the pulse on an infinite PTL is studied. We simulate a finite PTL with a voltage
source that generates the test signal and is shorted at the other end. To make sure
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Figure 3.27: Ideal TL model open circuit response
we are looking at the forward pulse and not a reverse pulse, we simulated all signals
with double the PTL length and sample the signal in the centre of the PTL. The
voltage and phase along the line are shown in Fig 3.28.
We can see that the peak voltage drops, the pulse gets spread out, and it develops
an oscillating tail. This pulse transformation is similar to measurements from a
travelling wave on a superconductor co-planar transmission line [59]. The abnormal
shape of the pulse arriving at a receiving circuit will influence how the receiving
circuit responds to the pulse. The receiver circuit might reflect the elongated pulse
if care is not taken.
Very interestingly, the phase does not decrease as the pulse travels. We can in-
tuitively explain this from the superconductor phenomenon. By applying a voltage
signal to the PTL we are forcing magnetic flux into the circuit. Due to the supercon-
ductor effect the magnetic flux cannot pass through the superconductor and must
remain in the PTL. The losses in the PTL causes the magnetic wave to become
elongated, but it does not dissipate it.
This unique characteristic is not immediately apparent without looking at the
time-domain response. The flux conservation potentially makes it possible to prop-
agate pulses across vast distances. Having an accurate PTL model is going to be
critical in the design of long-distance PTL drivers and receivers.
3.9.3 Basic PTL driver and reciever
Finally, we test our PTL model in a simplified PTL driver and receiver. The driver
and reciever are not designed for impedance matching and the junction model does
not contain the usual parasitic elements. The test circuit is shown in Fig. 3.29.
The driver and receiver follow a simple design where all junctions have a critical
current of 100 µA, all inductors have an inductance of 3.3 pH, and all current sources
produce a current of 140 µA. The driver and receiver are designed to have the
junctions biased to 0.7 Ic and the loop inductances are chosen such that τJ = τLOOP ,
where τJ is the Josephson time constant of the junction and τLOOP is the time
constant of the inductance loop.
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Figure 3.28: Travelling SFQ pulse along PTL
Vpulse








Figure 3.29: Basic PTL driver and reciever test setup
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Figure 3.30: Basic 1 mm long PTL driver and reciever
The circuit first has to obtain a steady state before the test signal can be applied.
For each 1 mm of PTL we wait 1 ns for the circuit to stabalize before sending the
test signal. We tested the basic PTL driver and reciever with various PTL lengths.
The responses of lengths, 1 mm, 1 cm, and 10 cm, are plotted in Fig. 3.30, Fig. 3.31,
and 3.32 respectively.
The basic PTL driver and receiver works across long distances, but the reflections
on the line will cause problems when the driver and receiver are operated at the lines
resonance frequency.
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Figure 3.31: Basic 10 mm long PTL driver and reciever
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Figure 3.32: Basic 100 mm long PTL driver and reciever
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3.10 Conclusion
3.10.1 Summary
Using Sanathanan-Koerner iteration, we fitted the admittance transfer function of a
PTL. We chose our basis function to provide optimal numerical conditioning during
the pole-relocation process and used a simplified basis function to reduce the number
of elements in our state-space model. We had to adapt the iteration process to enforce
the unique properties of the superconductor. Furthermore, care had to be taken to
ensure that the transfer functions eigenvalues are kept accurate to ensure that the
model is accurate under various loading conditions. The models’ coefficients were
perturbed to ensure that the model is passive and, therefore, stable in time-domain
simulations.
Using the fitted model, we investigated the model in various loading conditions.
We looked at how a pulse gets shaped as it propagates along a PTL. We finally used
the PTL model in a PTL driver-receiver test setup to investigate the model.
3.10.2 Further improvements
• Superconductor Vector-Fitting can be extended to use time-domain basis func-
tions in the case where only a time-domain signal is obtained. The require-
ments and transforms required for superconductivity have to be converted into
time-domain.
• In long interconnects, such as the PTL, there is a time-delay in the circuit.
Some optimizations can be made in cases where the ports are disconnected
with a time-delay. Extending superconductor vector fitting to allow for delay
components could significantly decrease the computational cost of the macro-
models.
• In multi-port systems, the superconductor idealities have to be identified and
enforced. If the frequency response comes from a 3D simulation, then the
3D simulation model could be used to detect the necessary superconductor
modifications automatically.
3.10.3 Closing remarks
The insight that phase is conserved on a PTL is already immensely useful. It means
it is possible to propagate SFQ pulses across vast distances. Using this technique
to model superconductor interconnects will be very important in designing long-
distance drivers and receivers.
The highly accurate model is, unfortunately, computationally expensive com-
pared to the ideal transmission line. For shorter distances, it would be possible and
recommended to use an ideal transmission in simulations. The exact distance at






Superconductor integrated circuits are becoming larger and more complex in an effort
to scale these to challenge existing technologies. These Very Large Scale Integration
(VLSI) circuits require robust circuit cells with very high fabrication yield. Circuit
cells without a high fabrication yield will result in the inevitable failure of cells in a
high-density design. High fabrication yield ensures there is a high probability of all
cells working in a high-density design.
Numerous optimization methods exist, such as Inscribed Hyperspheres [60], Cen-
ter of Gravity Method (CGM) [61; 62; 63], Single parameter optimizations and vari-
ations thereof [64; 65; 66; 67]. These methods produce circuits with suboptimal
yield. Some of these methods also suffer from severe performance problems when
scaling to higher dimensions. An improved yield optimization method is required
when designing circuits for fabrication processes with high variance.
In this chapter, we develop a new yield optimization method specifically for SFQ
logic circuits. The metric that is optimized is novel and statistically better than
optimizing for critical margins. The optimizer is shown to be better than Cadence
AAO [67], the current state of the art SFQ circuit optimizer.
4.2 Published Work
All relevant work, attached in Appendix B, is published in
• P. le Roux and C. J. Fourie, "Distance-to-Failure-Maximization opti-
mization algorithm for SFQ logic cells," IEEE Trans. Appl. Supercond.,
vol. 30, no. 7, pp. 1-5, Oct. 2020.
4.3 Summary of research contributions
• Proposed a novel score function, the statistical distance to known points of
failure, for circuit optimization. Maximizing the closest distance to failure
produces a higher yield than maximizing the critical margin.
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• An iterative optimization method, Distance-To-Failure-Maximization (DFM),
was developed that retains information from previous iterations to improve the
accuracy of the score function as the method progresses. The iterative method
was shown to produce a circuit with a higher yield than the current state of
the art SFQ optimizers, such as Cadence AAO [67].
• An open-source and freely available tool, josim-tools [68], was developed that
implemented Distance-To-Failure-Maximization. The tool was used during the
design of the Stellenbosch RSFQ cell library [69].
4.4 Conclusion
We presented a new optimization algorithm, the DFM method, that maximizes the
closest distance to failure. This method improves on the current state of the art
critical margin optimization. We have shown that the DFM method outperforms
existing tools such as Cadence AAO. This method is extendable with the insights
behind Cadence AAO localized optimization and global verification. This would
allow optimizing large circuits effectively.
4.4.1 Closing remarks
Circuit dynamics are often strongly non-linear, and design equations often make
many assumptions. Analytical solutions exist for simple circuits, but for circuits with
numerically defined responses, such as PTLs, automatic optimization tools become





Inductances and Josephson junctions are the fundamental circuit elements in su-
perconductor digital circuits. Accurate extraction and modelling of inductances are
essential to the modelling and design of superconductor circuits. Any error in in-
ductance extraction directly increases the error of the circuit model, where current
distribution, switching dynamics and magnetic coupling are functions of inductance.
This could lead to a circuit that works in simulation, but not when fabricated. Poorly
modelled inductances are often the cause of circuit failure but are very seldom con-
sidered as the reason for failure. Other effects such as rogue flux trapping, bias
current magnetic fields or local heating are often presented as the cause of circuit
failure, but these are seldom validated.
In cases where mutual inductances are negligible, they can be safely ignored.
Unfortunately, the assumption is seldom checked. We do an in-depth analysis of the
extraction error when mutual inductance effects are ignored. The intuitive solution
to the aforementioned problem is to add mutual coupling between all inductors.
However, this leads to other problems. In a highly coupled netlist, the parameter
extraction equations matrix is often ill-conditioned. This problem is also analyzed
in depth.
In this chapter, we propose the fundamental inductance model which fully de-
scribes all kinetic and magnetic inductance effects. It does not suffer extraction
from neglected inductances, and the extraction problem is not ill-posed. We ap-
ply the fundamental inductance model to various superconductor circuit designs in
AQFP, RSFQ, and SQIFs. The importance of considering parasitic inductance in
designs is highlighted. We conclude with the importance of using the fundamental
inductance model during the design process.
5.2 Published Work
All relevant work, attached in Appendix C, is submitted for publication in
• P. le Roux, L. Schindler, and C. J. Fourie, "Fundamental Inductance Mod-
elling and its implications in superconductor circuit design," IEEE
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5.3 Summary of research contributions
• Two significant problems affecting inductance extraction, fitting errors and the
singular value problem, was thoroughly analyzed. Fitting errors results from
models without sufficient mutual coupling to describe the system. The singular
value problem is caused by excessive mutual inductances which results in an
undetermined system of equations and consequently a potentially non-physical
least-squares solution.
• Propose the fundamental inductance model which include all inductive effects
without numerical instability. Each fundamental inductor represents a funda-
mental cycle of the circuit graph. The self and mutual inductances correctly
model all kinetic and magnetic inductance behaviour. How to determine self
and mutual inductances of arbitrary loops from the fundamental
• An AQFP NOT gate was analyzed using the fundamental inductance model.
It was shown that the 7% fitting error, from neglected mutual inductances,
propagated to relevant circuit parameters. The equations of the circuit pa-
rameters were updated for the fundamental inductance model. The potential
energy of the AQFP circuit was also derived for the fundamental inductance
model. The new potential energy equations can be used to analyze the effect
of asymmetries on the AQFP gate and reduce to the symmetric equation if
symmetric substitutions are made.
• The inductance network of a PTL repeater, sometimes called a JTLT, was de-
signed using the fundamental inductance model. The per-segment equivalent
of the design was shown in the case where the parasitic couplings are negligible.
The parasitic couplings are reduced to extractable circuit parameters. In the
case where parasitic couplings are unavoidable, designing using the fundamen-
tal inductance model becomes a requirement instead of a convenience.
• The fitting error of a Superconductor Quantum Interference Filter (SQIF) was
shown. The error was severe, and it clearly shows that the negligible coupling
assumption made in designs are unfounded. The mutual coupling has to be
taken into account to exploit the accuracy and wide dynamic range possible
from the SQIFs. A more accurate inductance model, such as the fundamental
inductance model, is required.
5.4 Conclusion
We have analyzed two significant causes of inductance extraction errors. We have
shown that ignoring mutual inductance leads to incorrect self-inductances. We have
also shown that adding too many inductors leads to exactly singular matrices during
the extraction process. The Fundamental inductance representation was proposed,
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which solves both the aforementioned problems. The effect of parasitic and asym-
metric coupling on an AQFP gate was analyzed. How parasitics can influence RSFQ
design was demonstrated through a loop-based design of a PTL repeater. We have
shown that parasitic coupling introduces significant modelling errors in SQIFs. We
conclude that the fundamental inductance model is essential in verifying supercon-
ductor circuits and designing circuits with parasitics.
5.4.1 Closing remarks
The fundamental inductance model does not only allow accurate modelling of induc-
tive effects; it is also useful during superconductor circuit design. Design equations
derived using the fundamental inductance model aids high-frequency SFQ design.
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Results: case study on JTLT
design
6.1 Introduction
To demonstrate the developed methods and how the methods improve high-frequency
SFQ design, we design a JTLT as an example. A JTLT is a JTL circuit with
integrated PTL drivers and receivers. The example is not meant as a real-world
design case-study. The example shows how all the work in this thesis ties together.
The JTLT circuit schematic, adapted from Appendix C, is shown in Fig. 6.1. The
inductors of the bias branches are excluded as they do not have any influence when
connected in series to a current source. The schematic does not include external PTL
connections. The resistor, Rout, is a resistive break which prevents flux trapping and
suppresses weak noise.
We design and optimize the circuit using the high-frequency characteristic impedance
and PTL circuits. The JTLT should operate with sufficient margins, even when be-
ing driven at high frequencies. The JTLT should also sufficiently suppress weak noise
so that it can be operated when driving a line at its resonance frequency.
We discuss our test setup and why design using equations are not sufficient for
producing a high-frequency circuit. The junction’s time constant peculiarities in
the presence of connected PTLs and how they complicate equation-based-design are
discussed.
We start our design from the design equation calculated using the Fundamental
Inductance model. The initial design values are chosen based on existing works.
The initial circuit is verified using a single pulse test. This tests that the circuit does
not trap or reflect the incoming flux. The yield is then optimized using the simple
verification procedure.
The simple verification procedure does not take into account any timing charac-
teristic of the JTLT. For the JTLT to operate at high frequencies, the JTLT should
sufficiently quickly pass along the fluxon and return to steady-state. Instead of di-
rectly optimizing timing constants, we optimize the yield of the circuit when tested
using a high-frequency pulse train.
The high-frequency verification sufficiently reduces the response time of the
67
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Figure 6.1: JTLT Schematic
JTLT, but it does not take into account any weak noise. We construct a JTLT-
PTL-JTLT test setup which can be driven at various frequencies. We drive the
testbench at the resonant frequency to determine circuit operation. The yield of the
testbench is optimized to produce the final JTLT.
The case study concludes with a discussion and analysis of the final JTLT. We
emphasize the improvements made by the numerical methods presented in this thesis.
6.2 Test setup
In some modern SFQ cell libraries [69] PTL drivers and receivers are integrated into
cells. A resistive break between the circuits also prevents bias currents from leaking
to adjacent cells. This allows cells to be designed in isolation and reduce the total
number of junctions in a chip. The testbench, therefore, drives the device under test
(DUT) from a PTL.
We are specifically interested in designing a high-frequency JTLT operating at
a wide frequency range. Our testbench should, therefore, remain functional under
various driving frequencies.
The traditional DCSFQ-PTLTX-JTLT-DUT-JTLT-PTLRX-SFQDC testbench
is shown in Fig. 6.2. It generates a pulse by using a DCSFQ. The DCSFQ pulse
sends the pulse on to a PTL driver (PTLTX). A JTLT circuit then shapes the pulse
to provide a realistic driving pulse. The JTLT pulse is then sent on to the Device
Under Test (DUT). Any pulses generated by the DUT is sent on to another JTLT,
which represents a realistic receiving circuit. The JTLT then sends the pulse on to
a PTL receiver (PTLRX). The PTLRX then connects with an SFQDC.
The traditional testbench has two problems which makes it unsuitable for our
use case. The first is that we want to design a JTLT and we cannot have it as
both a DUT and part of our testbench. The second, and more general, problem is
that failures and noise of the testbench circuitry can cause the verification to fail
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Figure 6.2: DCSFQ-PTLTX-JTLT-DUT-JTLT-PTLRX-SFQDC testbench setup
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Z0 Vout
Figure 6.3: Infinite PTL Thevenin equivalent model
which prevents isolated testing of the DUT. For high-frequency operation a better
testbench setup is required.
To avoid resonances at all frequencies, we need an infinitely long PTL connected
to all the ports of the circuits. Reflections on the infinitely long PTL cannot influence
our device under test. We can easily construct a Thevenin equivalent model using
undergraduate transmission line theory. The equivalent infinite PTL model is shown
in Fig. 6.3. It should be noted that the input voltage source should be double that
of the desired forward wave.
This model does not limit us to ideal transmission lines. As long as we can
find an element which is equivalent to the characteristic impedance, the equivalent
circuit remains viable. We used the standard vector fitting algorithm with passivity
enforcement to obtain an equivalent model of the characteristic impedance. Without
loss of accuracy, we performed the fit with using the characteristic admittance as the
resulting model is more efficient in SPICE. An accurate fit was obtained using eight
complex starting poles. The frequency response of the fitted model is shown in
Fig. 6.4
To verify that the resulting matching circuit matches our PTL model, we excited
a PTL with the matching termination. The response is shown in Fig. 6.5. From the
response, it is clear that the matching circuit absorbs the incoming pulse, and the
reflected wave is negligible.
Using the Thevenin equivalent circuit of the PTL as sources and sinks for our
testbench, we arrive at a minimal testbench, as shown in Fig. 6.6.
6.3 Design considerations
There are multiple aspects of design that need to be taken into account when de-
signing and fabricating a circuit. We will not cover all design considerations as they
are not relevant to the methods developed in this thesis. We will, however, clearly
state what we intend to take into account and what we do not.
The timing characteristic of the circuit cannot be neglected as the JTLT should
perform under high frequency. The characteristic impedance of the PTL and adjacent
junction influences the junction’s time-constants, which, in turn, affect the JTLT’s
timing characteristics. The shunt resistor of the junction not only influences the
junctions timing characteristics it also influences the impedance matching of the
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Figure 6.4: Characteristic addmitance reference and Vector Fitted model comparison
















Figure 6.5: PTL matching impedance test
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PTL Source JTLT outin PTL Sink
Figure 6.6: Simplified testbench
JTLT to the PTL. The shunt resistors are, therefore, allowed to vary during yield
optimization.
The only form of noise we will take into account is the weak noise caused by
the impedance and flux mismatch of the JTLT circuit. Other sources of noise are
outside the scope of this dissertation. The bit-error-rate (BER) can be calculated
and specified as a requirement. There are general methods to calculate the BER
of RSFQ circuits [70]. We will, however, not take into account the BER, but we
will limit the bias currents to 0.767 Ic. This ensures that the bias current can be
increased by 30 % before the junction is over-biased. This prevents the optimizer
from producing unrealistically high biased JTLT.
We will not optimize the JTLT for a specific process, and therefore, the layout
will also not be taken into account. We will assume all our parameters are normally
distributed and proportionally scaled to their nominal value. Process specific varia-
tion can be taken into account by using process-specific variation information. Since
the optimizer operates on the schematic level, we also apply appropriate variable
limits. The limits ensure that the optimizer does not produce variables that are too
small or large to be fabricated.
The possible process variation of the PTL is not taken into account. We are
already estimating material properties, and without more information on process
variations, we cannot make sensible guesses as to estimate the effect of process vari-
ations. Consequently, we will also not go into the issue of PTL integration density,
which is a higher-level and holistic consideration of SFQ cell library design.
Inter-cell variation is an important facet of SFQ cell library design. However,
since this example is limited to only a JTLT, we will not take into account inter-cell
variations.
The full variable list and boundaries of the design parameters are specified in
Table 6.1. The design parameters, are not neccesarily the values of the circuit com-
ponents, but rather the values that are used to calculate the circuit components.
The circuit parameters can be calculated from the design values by solving the
design equations. See Appendix C for more details. The junction brances of Fig. 6.1
are simplified and include a shunt resistor with a parasitic shunt inductor. The
circuit parameters include all the full list of parasitic components.
The solution to the design equations are listed in Table 6.2. The design equations
are also dependent on several process parameters. Ic0 is the critical current density,
Lsheet is the inductance per µm2, and Rsheet is the resistance per µm2.
The full junction branch is shown in Fig. 6.7.
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Design parameters Lower bound Upper bound
L1 3.0 pH 8.0 pH
L2 3.0 pH 8.0 pH
Lin 2.0 pH 2.0 pH
Lout 2.0 pH 2.0 pH
B1 1.0 µm2 2.5 µm2
B2 1.0 µm2 2.5 µm2







Rout 1.21 Ω 4.838 Ω





Figure 6.7: Full shunted junction schematic
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Circuit parameters Design Equations
Lin 2.0 pH
Lout 2.0 pH
L1A −Lp1 + πB2Ic0L1χ2+πB2Ic0Lp2χ2−Φ0 asin (χ1)+Φ0 asin (χ2)π(2B1Ic0χ1+B2Ic0χ2)
L1B L1 − Lp2 + −πB2Ic0L1χ2−πB2Ic0Lp2χ2+Φ0 asin (χ1)−Φ0 asin (χ2)π(2B1Ic0χ1+B2Ic0χ2)
L2A L2 − Lp2 + −πB2Ic0L2χ2−πB2Ic0Lp2χ2−Φ0 asin (χ2)+Φ0 asin (χ3)π(B2Ic0χ2+2B3Ic0χ3)




Lrp1 0.2 pH +Rb1 × LsheetRsheet
Lrp1 0.2 pH +Rb2 × LsheetRsheet






































Table 6.2: JTLT Solution to Design Equations
6.4 Initial JTLT optimization
We are going to use the basic design equations derived in Appendix C. The initial
design is taken from the Stellenbosch University RSFQ cell library [69].
The design parameters and their initial values are given in Table 6.3. We use
the notation that βi, and χi is the Stewart-McCumber parameter and bias ratio of
junction i, respectively. The Stewart-McCumber is used to calculate the value of the
resistor and the parasitic shunt inductance.
Before starting to optimize for high frequency and resonance, we first establish
a simple verification procedure. A single pulse is sent to the JTLT as input. The
JTLT is seen as working if the JTLT then transmits a single pulse from the output.
The basic circuit operation is shown in Fig. 6.8. We take the output pulse and feed
it back into the JTLT so that we ensure that the output is also large enough to
trigger the next JTLT stage.
The margin analysis of the initial circuit parameters are shown in Fig. 6.9. The
critical margin is Ibias1 at 18.3%.
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Table 6.3: Initial JTLT Design parameters

































Figure 6.8: Simulation of initial JTLT
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Figure 6.9: Initial JTLT basic margins
We must note that the cell library uses a different characteristic impedance than
the line we are using in this study. The poor margins is not a reflection on the RSFQ
cell library, but merely a consequence of our hypothetical test setup.
The JTLT is optimized for yield. The josim-tools optimization engine was used
to optimize the circuit. The optimized parameters and margins of the optimized
circuit is shown in Table 6.4 and Fig. 6.10.
The critical margin is the Ibias1 current source at 51.3%. However, other failures
are equally critical but do not lie on the individual parameter variation lines. If
we were only optimizing for critical margin instead of closest point of failures, the
closest failure, and therefore, the yield would be lower.
It can be seen that the junction areas are reduced to almost the minimum design
boundary. The reduction in junction critical currents leads to an increase in shunt
resistor size. The increase in shunt resistor size will improve the matching between
the JTLT and the transmission line. To not have the optimizer reduce the junctions
to such an extent, more restricted parameters need to be given to the optimizer or
a more holistic verification function should be used. As previously stated, a more
holistic verification function is outside the scope of this dissertation, and we will
continue with the verification and design boundaries.
The simulation of the basic optimized JTLT is shown in Fig. 6.11.
We note that the initial pulse reflects very little energy showing a good impedance
match between the PTL and the JTLT, but after the junction switches the dynamic
behaviour of the circuit causes reflections. We cannot find a description of the
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Table 6.4: Basic optimized JTLT design parameters






















Figure 6.10: Basic optimized JTLT basic margins
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Figure 6.11: Simulation of basic optimized JTLT
phenomena in literature, so we will briefly explain what is happening. The pulse
arriving at the junction is only a partial fluxon. It is partial since some of the
magnetic fields escaped out of the output resistor branch of the previous JTLT
stage. The junction, however, can receive enough energy to start switching from a
partial fluxon, but for it to close the flux in superconductor loops has to be quantized.
Therefore, if αΦ0 arrives at the junction and the junction switches it can either reflect
that αΦ0 flux or it can let through an entire fluxon and reflect (α− 1)Φ0 flux.
6.5 High speed JTLT optimization
With the basic optimized JTLT, we can start increasing the verification requirements.
We aim for an operating frequency of 100 GHz. To ensure that the JTLT operates at
such a high frequency, we test the JTLT at the desired frequency with a random data
sequence. The simulation result of the basic optimized JTLT with the test sequence
is shown in Fig. 6.12.
The high-speed simulation passes verification if all fluxon passes through the
JTLT within 10 ps. With the high-speed verification procedure, we can perform a
high-speed margin analysis of our basic optimized circuit.
The margin analysis is shown in Fig. 6.13. The critical margin is 40.8 %, but
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Figure 6.12: High speed simulation of basic optimized JTLT
three closer global failure can be easily found. The closest global failure is 35.5 %
away.
Using the high-speed verification procedure and the basic optimized circuit as a
starting point, we optimized the JTLT. The high speed optimized design parameters
are shown in Table 6.5.
The margin analysis of the high-speed optimized circuit is shown in Fig. 6.14.
The critical margin is 54.8 %, but the closest failure is 48.5 %, and three other failure
points closer than the critical margin were also found.
The optimality of the high-speed circuit appears to be limited by the minimum
junction size we specified as a parameter bound. As stated previously, since a holistic
verification function is outside the scope of this dissertation, and we will leave the
bounds and verification function as is.
6.6 Resonant JTLT optimization
With the high speed optimized JTLT, we can start optimizing the JTLT to work
when the line has potential resonance. Instead of testing with a single JTLT, we
now test with a JTLT-PTL-JTLT. In our test the PTL line segment is 3 mm. This
allows us to drive the system at the resonance frequency of the PTL. The simulation
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Figure 6.13: Basic optimized JTLT high speed margins















Table 6.5: High-speed optimized JTLT design parameters
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Figure 6.14: High speed optimized JTLT high speed margins
of the resonant JTLT structure with a test sequence is shown in Fig. 6.15.
We want to verify the JTLT structure when simulating it at resonance. It is com-
putationally expensive to verify a wide range of frequency points using the resonance
structure. To determine the best frequency point to verify the resonant operation,
we sweep the frequency and calculate the margins in the global current directions.
The margin vs frequency plot of the high-speed JTLT is shown in Fig. 6.16.
The upper failure corresponds to the JTLT being over-biased. This failure oc-
curs at the same point in both the resonant and high-speed cases. In the lower
failure margin, we can see peaks which correspond to some resonant frequency. The
departure of the lower margin line from the high-speed failure lower margin in the
non-resonant reason can be attributed to the attenuation of the pulse on the line.
The classical method to calculate resonance on a PTL does not correspond to a
resonance peak. Two factors cause the classical method to fail. The first reason is
that the primary source of weak noise is flux mismatch and not impedance mismatch.
The flux is not reflected immediately upon arrival of the pulse, but is slightly delayed
and is not reflected all at once. The second reason is that the PTL’s wave velocity
also varies with frequency, causing the noise to spread.
We note that the worst margin occurs at ≈ 94 GHz. This is slightly lower than
our target operating frequency. To esnure that we optimize the JTLT for resonant
without compromising the high speed performance we test the JTLT at 94 GHz as
well as 100 GHz. The margins of the high-speed JTLT is shown in Fig. 6.17
Using the resonant verification procedure and the high speed optimized circuit as
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Figure 6.15: Resonant simulation of high speed JTLT

























Figure 6.16: High speed optimized JTLT global current margins vs frequency
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Figure 6.17: High speed optimized JTLT resonant margins
a starting point, we optimize the JTLT. The resonant optimized design parameters
are shown in Table 6.6.
The margin analysis and the bias current margins over frequency is shown in
Fig. 6.18, and Fig. 6.19, respectively.
The margins of the JTLT optimized for resonance is lower than the JTLT opti-
mized for in simpler circuits. The reduction in margins is due to the resonance on
the PTL. The circuit still operates at sufficient margins for reliable operation. The
operating point seems to be, again, limited by the design boundaries.
6.7 Conclusion
In this chapter, we have gone over how all the methods that were developed in this
thesis can be used to aid in the design of a simple SFQ circuit, the JTLT. Although
the circuit is relative simple, complex dynamics complicate the design.
Design equations are essential for converting design parameters into circuit pa-
rameters. Without parasitic effects, such as in this case study, the design equation
can be derived without the fundamental inductance model, but with little effort,
parasitic effects can be included. The derivation is also straight forward requiring
only undergraduate level engineering mathematics.
Currently, the complex high-frequency behaviour of an SFQ pulse on a PTL is
only possible through numerical models. No analytical methods of analyzing how
attenuated SFQ pulses interact with a receiving Josephson Junction currently exist.
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Table 6.6: Resonant optimized JTLT design parameters






















Figure 6.18: Resonant optimized JTLT resonant margins
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Figure 6.19: Resonant optimized JTLT global current margins vs frequency
Analysis including these effects requires numerical modelling of the phenomenon.
The necessity of numerical models imply the necessity of automated optimization
tools. The developed DFM algorithm is capable of optimizing circuits with complex
behaviour and producing significant improvements to suboptimal designs.
The choice of design boundaries limits the designed JTLT. Two main areas where
the design can be improved are the verification function and the statistical process
information. A noise-aware verification can add bit-error-rate requirements to the
verification function allowing a more realistic working region of the circuit. Using
statistical process variation information will allow yield optimization procedures to




This dissertation discussed and developed methods necessary to improve high-frequency
SFQ electronics design. The shortcomings of the previous methods range from poor
performance to results that poorly correlate with the real world.
PTL lines are used as interconnects between cells and are an essential part of
large scale SFQ digital electronics. PTLs exhibit complex high-frequency behaviour.
We presented a 2D quasi-TM FEM solver that can efficiently solve the propagation
properties of superconductor transmission lines. The solver is capable of handling
the complex high-frequency material properties of superconductors.
The high-frequency response of superconductor structures need to be integrated
into existing analysis frameworks. To this extent, superconductor vector fitting was
developed to allow fitting high-frequency superconductor responses into a state-space
model. The state-space model can be used directly or can be converted into an
equivalent SPICE netlist. This allows engineers to take into account complex high-
frequency effects that were not previously possible.
The dynamics of SFQ circuits are difficult to predict even before the introduction
of high-frequency models. To ensure that circuits have the maximum probability of
working when fabricated, they are designed for maximum fabrication yield. Au-
tomated yield optimization significantly improves designs and reduces engineering
effort. A novel yield optimization method, DFM, was proposed that improved the
quality of the optimized circuits over the current state of the art methods.
Inductance is one of the main components of superconductor circuits and yet is
often poorly modelled. We propose the fundamental inductance model to model all
inductive effects accurately. It also serves as a useful model during the design and
analysis of superconductor circuits.
To show how these methods integrate into designing a simple SFQ cell, we demon-
strated all these methods during the design of a simple JTLT. The fundamental
inductance model was used to get the initial design equations. Time-domain mod-
els of high-frequency PTLs were used to simulate and verify the JTLT circuit. The
newly developed optimization algorithm was used to centre the design at the optimal
fabrication yield. The result was a robust JTLT circuit.
We have clearly shown that the methods developed improve the state of high-
frequency SFQ design and adds useful and necessary tools to the toolbox of an SFQ
86
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circuit designer. Many further opportunities for improvements are now exposed. The
ultimate end-goal of engineering SFQ digital circuits to supersede existing technolo-
gies is one step closer.
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Modeling of superconducting passive transmission
lines
Paul le Roux, Student Member, IEEE, Kyle Jackman, Johannes A. Delport, Student Member, IEEE,
and Coenrad J. Fourie, Senior Member, IEEE
Abstract—Superconducting technologies are moving towards
very-large-scale integration (VLSI) of circuits. Passive transmis-
sion lines (PTLs) are used to quickly and efficiently propagate
single flux quantum (SFQ) pulses between separated logic el-
ements of these VLSI circuits. PTLs are often insufficiently
modeled to correspond to reality. Therefore, the PTL needs to be
thoroughly studied to determine realistic propagation character-
istics. A quasi-transverse magnetic (TM) formulation is used to
study superconducting passive transmission lines. The ambient
temperature and changes in penetration depth with frequency
are taken into account when solving the electromagnetic fields of
a PTL. Per-frequency transmission line parameters are extracted
from the quasi-TM field solutions. The results show a very close
correlation to TetraHenry, an existing 3D solver, at significantly
reduced computational cost. The results also clearly show that
PTL propagation characteristics are sensitivity to frequency and
temperature.
Index Terms—passive transmission line (PTL), superconduct-
ing integrated circuits, transmission-line model.
I. INTRODUCTION
THE distance that single flux quantum (SFQ) pulses needto be transmitted continuously increases as more compli-
cated designs increase chip area. One aim of the SuperTools
program is to develop a working 64-bit RISC superconducting
microprocessor [1], [2] with the MIT Lincoln Laboratory
(MIT-LL) SFQ5ee [3] process. Very-large-scale integration
(VLSI) requires automated place-and-route tools [4], and these
tools could create long routes between connected components.
Superconducting passive transmission lines (PTLs) are used to
transmit SFQ pulses across these long distances [5]. Dispersion
and attenuation on the PTL can lead to timing variations
and even operational failure. It is, therefore, essential to have
an accurate model of the PTL. This research will present a
method to calculate the propagation characteristics of long
superconducting structures, such as PTLs, over a wide range
of frequencies. The breakdown of superconductivity at high
frequencies and the change in penetration depth due to the
ambient temperature will be taken into account when solving
the propagation characteristics.
Tremendous effort has gone into characterizing and optimiz-
ing PTLs along with the corresponding drivers and receivers
The research is based upon work supported by the Office of the Director of
National Intelligence (ODNI), Intelligence Advanced Research Projects Ac-
tivity (IARPA), via the U.S. Army Research Office grant W911NF-17-1-0120,
and based on the research supported in part by the National Research Founda-
tion of South Africa (Grant Number: 105859). The authors are with Stellen-
bosch University, Stellenbosch, South Africa (e-mail:17500966@sun.ac.za)
[6]–[10]. Modeling a PTL as an ideal lossless transmission
line ignores AC-losses in the superconductors. Linearizing the
superconductivity effect at the point where the SFQ pulse car-
ries maximum energy is more accurate, but it then incorrectly
includes DC losses. Flux trapping cannot happen in a loop with
DC losses, and this fundamental phenomenon is, therefore,
not included in the model. Regardless of the technique used
to model superconductivity, the transmission line parameters
need to be calculated. The propagation characteristics of a
specific line can be calculated with field solvers such as
SONNET [7] and TetraHenry [11]. Analytical approaches to
inductance extraction of superconducting lines also exist [12].
Unfortunately, 3D solvers are computationally expensive and
analytical solutions are restricted to specific geometries.
II. COMPLEX CONDUCTIVITY OF SUPERCONDUCTORS
Superconductivity is a complex macroscopic quantum effect
which is difficult to simulate fully. Many approximations
can be made to make simulations of superconductors more
practical. Approximating superconductivity with a complex
conductivity expression, which accounts for the penetration
depth, is the most widely used method when modeling su-
perconducting circuits [13]–[16]. The complex conductivity
can be substituted into Maxwell’s equation to determine field
solutions of superconductors. The complex conductivity ap-
proximation does not take into account the proximity effect
on the superconductor boundaries [17] or the breakdown of
superconductivity due to high applied currents or magnetic
field [17]. Furthermore, in this study, the local temperature
variation that arises from Joule heating is also ignored.
Zimmermann provides the most accurate complex conduc-
tivity expression for isotropic Type 2 superconductors [16], as
far as we are aware. It takes into account the scattering time
of electrons, and the expression is in terms of the material
properties and temperature. If the superconductor is Type 1,
the complex conductivity derived by Mattis [15] would be
best suited. For anisotropic superconductors, a complex con-
ductivity tensor would need to be used instead. The SFQ5ee
process uses niobium, an isotropic Type 2 superconductor,
and, therefore, this study will use Zimmermann’s complex
conductivity.
Zimmermann provides a software program that calculates
the complex conductivity, but it uses an approximate expres-
sion for the gap energy and uses a limited integration routine.




to use an approximated expression, and the self-consistent gap
energy integral equation [18], [19] was used to calculate the
gap energy.
There is no closed form solution to the integral expression
that describes the complex conductivity. Therefore, a numer-
ical integration routine is required to evaluate the expres-
sion. The singularity in both I1 and I3, from Zimmermann’s
complex conductivity expression, corresponds to the weight
function of the Gauss-Chebyshev quadrature. An adaptive
Gauss-Chebyshev quadrature routine was used to integrate
I1 and I3. I2 was transformed using the same transform
Zimmermann used and integrated with an existing adaptive
quadrature routine [20]. Zimmermann’s expression, in its orig-
inal form, has a numerical instability in the clean limit where
the scattering time, τ , goes to zero. This is the cause of the
non-smooth surface resistance, calculated from Zimmermann’s
expression, noticed by Linden [14]. Multiplying τ into the
integrands and simplifying leads to an expression which has no
such numerical instability. This instability research increased
the accuracy and reduced the time taken to calculate the
complex conductivity expression.
III. FIELD SOLUTION OF A TRANSMISSION LINE
Superconducting transmission lines are becoming narrower
and thinner, and as a result, the penetration depth has become
significant relative to the thickness of the line. An accurate
model of superconducting transmission lines, therefore, needs
to take into account the changes in penetration depth with fre-
quency. The quasi-transverse electromagnetic (TEM) formula-
tion is, therefore, unsuitable. This research proceeds by using
the quasi-transverse magnetic (TM) formulation [21] instead.
The quasi-TM formulation assumes that the wavelength of the
frequency is significantly shorter than the width of the line
[21]. A wide PTL from literature is 20 µm [7]. A frequency
of 15 THz has a wavelength of 20 µm. 15 THz is well beyond
the ∼ 750 GHz at which niobium loses superconductivity. The
quasi-TM approximation is, therefore, valid.
Plaza [21] uses an implied field dependence of e−jγz+jωt,
where j is the imaginary unit, ω is the frequency in radians
per second, γ is the propagation constant, z is the longitudinal
direction, t is time, and e is Euler’s constant. This research
uses a field dependence of e−γz+jωt instead. Equations from
Plaza [21] are adapted to the implied field dependence of this
research. The scalar electric potential equation, adapted from
Plaza [21], is
∇2tφ = 0, (1)
where φ is the electric scalar potential, and ∇t is the tangential
del operator.
The scalar electric potential is constant across conducting
faces [21]. The center conductor is excited with a 1 V source
by setting φ = 1 across it. The remaining conducting faces are
grounded by setting φ = 0 across them. If there are multiple
dielectrics, then the change in the normal derivative of φ needs
to be enforced.
There are three equations, listed by Plaza [21], that could
be used to solve the remaining fields. Plaza [21] chose to
solve the current equation using a method of moments (MoM)
formulation. The mesh size that is needed to model the
penetration depth accurately makes the MoM formulation
impractical. Instead, the scaled longitudinal component of the
magnetic vector potential, Azγ , will be solved with the finite









where µ0 is the permeability of free space, and σ is the
conductance of the material. If both φ and Azγ are known,
then the transmission line parameters can be determined [21].
To solve equation (1) and (2) with FEM, they need to be
transformed into their equivalent weak formulation. Equation




∇tw · ∇tφ dx+
∮
∂Ω
w∇tφ · n̂ ds = 0, (3)
where w is the testing function, n̂ is the outward normal of
the boundary, Ω is the domain, ∂Ω is the boundary of the
domain, dx is the surface differential, and ds is the boundary

























Both problems have an open boundary, but for convenience,
a perfect electric conducting (PEC) boundary was used. The
PEC boundary was shifted away from the PTL until it made a
negligible difference in the field surrounding the PTL. On the
PEC boundary, φ = 0 and Az = 0. This Dirichlet boundary
condition implies both the testing functions are zero on the
boundary. The contour integrals, therefore, are then both zero.
FEniCS [22], a FEM library, was used to solve (3) and (4).
FEniCS does not yet support complex numbers directly. The
matrices and vectors were, therefore, computed with FEniCS,
exported to NumPy arrays [23], multiplied by the complex
coefficients, and then solved.
IV. TRANSMISSION LINE MODEL
The model described by the telegrapher equations, as shown
in Fig. 1, uses a complex inductance, L̂, and capacitance, Ĉ,
to include losses [21]. The inductance and capacitance per unit
length were calculated per frequency to model the frequency









Fig. 1. Circuit diagram of telegram model adapted from [21]
The equations required to extract the transmission line
























where Ωe is the excited conductor face in the cross-section,
∂Ωe is the boundary of the excited conductor face, ε is the
permittivity, Iz is the current density, and I is the current
through the excited inductor.
V. COMPARISON AND RESULTS
The results and comparisons are done with a 4.5 µm PTL








Fig. 2. PTL illustration with the accentuated features for visibility
Fig. 2 shows an illustration of the PTL. All layers have
a thickness of 200 nm, and x0 = 9.1 µm, x1 = 1.8 µm,
x2 = 4.5 µm, x3 = 1.2 µm, and x4 = 0.6 µm The ground-
plane and sky-plane, of the MIT-LL PTL, are continuously
stitched with a stitch pitch of 5 µm. The 2D FEM formulation
ignores such 3D effects. The PTL was simulated using Tetra-
Henry with a coarse mesh, a fine mesh, with stitching, without
stitching, and compared to the new 2D FEM solver. The
initial comparison was made using the two-fluid model (TFM)
conductivity with a typical penetration depth of 90 nm. Data
on the dielectric losses over frequency in the SFQ5ee process
were unavailable, so a lossless dielectric with ε = 4.6ε0, where
ε0 is the permittivity of free space, was used.
TABLE I
COMPARISON WITH DIFFERENT ENGINES, MESHING, AND STITCHING
USING THE TFM
Engine Stitching Meshing Capacitance Inductance
TH No Coarse - 54.56 nH · m−1
TH Yes Coarse - 54.54 nH · m−1
TH No Fine 2.013 nF · m−1 53.17 nH · m−1
TH Yes Fine 2.014 nF · m−1 53.17 nH · m−1
FEM No Fine 1.952 nF · m−1 53.32 nH · m−1
Table I tabulates the results. The capacitance is quick to
calculate with TetraHenry, even with the fine mesh, so only
the fine mesh was used for comparison. The difference in
capacitance is because TetraHenry takes into account addi-
tional fringe fields from the ports. These fringe fields are
not present in an actual PTL. The per-unit inductance of
TetraHenry using the finer mesh closely matches the 2D FEM
formulation where the coarse mesh slightly over-estimates the
inductance value. The stitching has a negligible effect on the
extracted parameters, and can, therefore, be ignored.












Fig. 3. Scaled current density, Iz
γ
, of the PTL under study with the TFM
Fig. 3 shows the scaled current density of the MIT-LL PTL.
On inspection, Fig. 3 shows a high current density on the
corners of the PTL. Applying a sufficiently large excitation
to the PTL will, therefore, cause superconductivity to start
breaking in the corners of the center conductor and cause
the surrounding area to heat up. This method of analysis is,
therefore, only valid when the breakdown of superconductivity,
in the corners, is negligible.
Zimmermann’s complex conductivity expression was used
to do a frequency sweep of the MIT-LL PTL at 4 K with
TetraHenry and the to determine the per-unit inductance and
resistance. The material parameters of niobium were obtained
from Pronin [24].





















Fig. 4. The frequency dependant inductance per meter of the PTL under
study at 4K
Fig. 4 and Fig. 5 shows the per-unit inductance and re-
sistance extracted with the new 2D FEM formulation and
TetraHenry. TetraHenry was run with the coarse mesh and as
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Fig. 5. The frequency dependant per unit length resistance of the PTL under
study at 4K
expected has a slightly higher inductance value. The results
match closely even at high frequencies. TetraHenry can be
used to extract the transmission line parameters, but it’s
significantly slower than the specialized 2D FEM solver. The
faster solver makes it possible to do frequency sweeps at
varying temperatures quickly.


















T = 4 K
T = 5 K
T = 6 K
T = 7 K
T = 8 K
Fig. 6. The frequency dependant attenuation of the PTL under study
























T = 4 K
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T = 8 K
Fig. 7. The frequency dependant wave velocity of the PTL under study












T = 4 K
T = 5 K
T = 6 K
T = 7 K
T = 8 K
Fig. 8. The frequency dependant real component of the characteristic
impedance of the PTL under study
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Fig. 9. The frequency dependant imaginary component of the characteristic
impedance of the PTL under study
Fig. 6, 7, 8, and 9 shows the characteristics of the lines over
frequency at varying temperatures. The response is not con-
sistent across frequency and varies significantly with changes
in ambient temperature.
VI. CONCLUSION
The numerical method to calculate complex conductance
expression from Zimmermann [16] was improved. A technique
that can be used to determine the propagation characteristics in
arbitrary superconducting structures was shown. The technique
matches much slower 3D methods and is accurate for a
wideband frequency range. This wideband frequency model
will be used in future work to derive a SPICE model of the
PTL. The SPICE model will then be implemented into JoSIM
[25] to investigate what effect a PTL has on superconducting
logic circuits.
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Abstract—SFQ logic (such as RSFQ and ERSFQ) is one of the
contenders for future low power, high-speed electronics. SFQ logic
can also function as the interface to superconducting quantum
qubits. It is therefore essential to have robust SFQ cells libraries
that can be used in these designs. One significant challenge in SFQ
circuit design is to find the best-optimized design, starting from
a nominal working circuit, that circuit designers should layout.
Various optimization algorithms and tools are available (such
as Largest Inscribed Hypersphere, Critical Margin optimization,
Particle Swarm, and various other algorithms), but all of them
have different shortcomings that make it difficult to use with
real-world cells. We present a new optimization algorithm, the
Distance-to-Failure-Maximization (DFM) method, that uses some
of the insight of the previous algorithms as well as a few new
characteristics that make the optimization algorithm practical to
use in real-world cases. We also provide an open source imple-
mentation that was used to optimize real-world RSFQ cells for the
ColdFlux project. We compare the optimization algorithm with
other approaches and show the improvements above the current
state of the art.
Index Terms—Circuit optimization, RSFQ logic.
I. INTRODUCTION
SUPERCONDUCTOR integrated circuits are becominglarger and more complex in an effort to scale these to chal-
lenge existing technologies. These Very Large Scale Integration
(VLSI) circuits require robust circuit cells with very high yield.
Numerous optimization methods exist, such as Inscribed
Hyperspheres [1], Center of Gravity Method (CGM) [2]–[4],
Single parameter optimizations and variations thereof [5]–[7].
MALT is an older optimizer that searches for the largest
inscribed hypersphere in the valid region approximated by a
convex hull [1]. It is computationally expensive and makes an
error by optimizing for the largest working hypersphere without
accounting for percentage scaling of parameters. The valid
region is also not perfectly convex [1]. There are transforms that
can be applied to make the valid region approximately convex
in some cases [1], but an error is still incurred.
The ‘xopt‘ utility uses CGM to optimize a circuit [3], which
can fall within a non-working region (even if cluster analysis
can warn against the possibility of such results). It scales poorly
with higher parameter counts.
COWBoy, the optimizer included in PSCAN and PSCAN2,
does a sequence of single parameter optimizations [5], [6],
The research is based upon work supported by the Office of the Director
of National Intelligence (ODNI), Intelligence Advanced Research Projects
Activity (IARPA), via the U.S. Army Research Office grant W911NF-17-1-
0120. The authors are with Stellenbosch University, Stellenbosch 7600, South
Africa (e-mail: 17500966@sun.ac.za; coenrad@sun.ac.za)
[8]. This technique, although simple, is remarkably effective in
quickly improving margins. The method sometimes optimizes
to non-optimal points since it locks into a region where chang-
ing any single parameter results in a worse circuit.
Cadence AAO has made significant progress in SFQ circuit
optimization and has shown a method to localize which com-
ponents are close to the point of failure [7]. Random sampling
works well for a small number of components, but becomes
expensive at higher dimensions.
Stochastic optimization methods, such as genetic algorithms
[9] and particle swarm [10], have also been shown to work well
when optimizing circuits. These optimization methods, when
left to completion, perform well, but require a large number
of score evaluations to complete. A large number of score
evaluations can quickly become computationally costly. These
methods parallelize well and are viable options if computational
power is not restricted.
II. CIRCUIT SCORE
An optimizer maximizes some score function. In practice,
multiple metrics are looked at when judging the feasibility of
a circuit, but an optimizer needs a function which reduces to a
single value. Different metrics of scoring circuits include yield
analysis, yield roll off analysis, critical margin, etc.
Yield and yield roll-off are the best circuit metrics to use,
but are expensive to compute and do not give stable results due
to their stochastic nature. An optimizer can, therefore, not use
yield or yield roll-off as a score function.
Critical margin analysis is the most used score amongst
different optimization methods [5]–[7], [9]. Although there
are drawbacks, it is an excellent metric for scoring a system
quickly. It is done by doing a margin analysis and taking the
worst margin as the critical margin. The margins are usually
calculated with a binary search scheme for computational effi-
ciency. In some cases, there can be dead zones in the margins
which the binary search can miss. This can be alleviated by first
scanning the line with a fixed step size using a binary search
only to refine the closest point of failure, but this is seldom done
in practice. This will cause some margin to be artificially high.
Margins also only look at a small area of the parameter space. In
higher dimensions, the space is too large to search extensively,
and this is an acceptable compromise.
There is, however, room for improvement. During optimiza-
tion, many margin analyses are done, and many points of failure
on the valid region’s boundary are computed. Instead of doing
only a margin analysis, we look for the statistically nearest point
Stellenbosch University https://scholar.sun.ac.za
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of failure using the Mahalanobis distance. The Mahalanobis
distance, DM , is defined as
DM (x,µ,S) =
√
(x− µ)TS−1(x− µ) (1)
where x is the coordinate, µ and S is the mean and covariance
matrix of the distribution, respectively [11].
The score function, f , is then defined as
f(x) = min({DM (xf ,x,S(x)) | xf ∈ Hf}) (2)
where Hf is a set of all the known points of failure and S is a
function dependant on x which defines the covariance matrix.
The function, S, is dependant on the specific design and is
considered prior knowledge.
If we only have a single margin analysis, the closest point
of failure is the critical margin. This also makes changing the
parameter distribution as easy as changing the distribution used
to calculate the Mahalanobis distance. This score function tends
to move away from points of failure in contrast to the CGM,
which moves towards points of success.
III. OPTIMIZATION METHOD
The DFM method repeatedly tries to guess the point in the
parameter space which is furthest away from all known-points-
of-failure. Each guess is analyzed to improved the knowledge
about the parameter space for subsequent guesses. This is
repeated until convergence or the maximum number iteration
has been reached. Fig. III shows the algorithm flow. The expla-










Fig. 1. Optimizer flow graph
1) Start: Set the initial best guess to the parameters of a
working circuit. Set the guessed best score to infinity.
2) Analyze: Analyze the guessed best point. The analysis
involves doing line searches in various directions in the
parameter space to determine failure points on the bound-
ary of the valid region. In our implementation, a margin
analysis is used, but a different set of directions can be
chosen that corresponds to the most likely failures of the
cell.
3) Update: Given the new points of failure, update the
actual score for all previous guesses. Set the new current
best point to the point with the best actual score.
4) Converge: If the actual score of the current guess is suffi-
ciently close to the actual score of the guessed point, then
convergence was reached and optimization terminates.
5) Maximum iteration reached: If the maximum number
of iterations is reached, then terminate the simulation.
Otherwise, continue to the maximize step.
6) Maximize: The region around the current best guess is
searched for a point which is statistically the furthest
away from all known points of failure. This is done using
a differential evolution (DE) algorithm [12]. The new best
guess is checked to ensure that it is valid before continu-
ing to the analyze step. If it is not valid, then add the point
to the known-points-of-failure and the maximize step is
restarted.
7) End: Save the current best point as the optimized output.
All guessed points are taken into consideration in step 3.
This is necessary since new points of failure could have been
discovered which worsen the scores of previous guesses. This
addresses a subtle shortcoming of most other optimization
techniques that only use a single margin analysis as a score
function. If the scores of the previous guesses are not updated,
the optimization process might converge to an artificially high
score function induced by either missed margins or close points
of failure not found by the margin analysis.
Our implementation is open-source and freely available [13].
The optimizer was used during the design of the Stellenbosch
RSFQ cell library [14]. We believe that these real-world results
show that the DFM algorithm scales and is usable on practical
circuits The current version of JoSIM Tools, at the time of
writing, is v1.0.2. This tool was developed with a focus on SFQ
circuits, but the DFM algorithm is general and not limited to
SFQ.
We used the DE algorithm implementation from scipy [12],
[15]. A population size of 25 times the number of parameters
was used, and the recombination and mutation constants were
left on their defaults. We found these parameters worked well.
IV. PERFORMANCE ANALYSIS
The optimization method is stochastic and is subject to
variation both in the runtime and final score of an optimization
run. The new optimization method was run on the RSFQ DFF
analyzed in [7]. The optimization was run 100 times from the
same starting point. The results were processed and analyzed.
All the optimization runs terminated with a point of failure
closer than what any of the margin analysis predicted. This
mode of termination highlights the importance of not only
looking at the margin analysis. If a better line search were
chosen so that a point closer to the actual closest point of failure
was found, then the optimization will be able to continue and
improve the optimization result further. Choosing the basis line
searches is dependent on the cell being optimized and is outside
the scope of this paper.
Fig. 2 shows comparisons of the time taken to optimize the
cell and the resulting optimized cell’s score. From Fig. 2 it is
Stellenbosch University https://scholar.sun.ac.za
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Fig. 2. Comparison of time taken by simulation and resulting optimized cell
clear that there is no correlation between the runtime of the
algorithm and the final optimized cell. The temporal variation
comes from the differential evolution step and the direction
of the next best guess. The differential evolution step does
not have a fixed runtime due to the stochastic nature of the
algorithm. The next best guess can be in the correct direction,
or it can first repeatedly guess in the wrong direction leading
to additional iterations. The optimized difference comes from
the simulations terminating due to there being a closer point of
failure than the margin analysis predicts.













Fig. 3. The cumalitive time taken per iteration
Fig.3 shows the cumulative time taken per iteration for all
the runs. A slight increase in time per iteration can be seen
as the iteration number increases. This is because more known
points of failure need to be taken into account. This increase is
inevitable but might be reduced by filtering points that cannot
be the worst point of failure. Fortunately, this increase is small,
and the optimization times remain reasonable.
Fig. 4 shows the current best score per iterations for all the
runs. For this cell, the score increases quickly at first, but then
slowly increases until termination. The current best score can
decrease per iteration as more points of failure become known.
We, therefore, recommend that the simulation is not terminated
as the score increase starts to plateau as the current best score
is possibly over-estimated in the early stages of the algorithm.
Fig. 5 shows the mean time breakdown of the different
parts of the optimization. The analysis step takes a relatively
consistent amount of time during the optimization procedure.










Fig. 4. The score plotted as the optimization progresses
















Fig. 5. The cumalitive time breakdown of iterations
The verification of guessed points takes an almost negligible
amount of time. The time taken by determining the next guess
is dominant. Any improvements in optimization speed should
focus on improving the performance of determining the next
guess and reducing the number of iterations required.
V. COMPARISON
We outline the differences in some of the different scoring
types by doing a abstract comparison in two dimensions of
an SFQ circuit’s total current and total junction valid region.
We used an RSFQ splitter cell with integrated transmission
line drivers and receivers developed for the ColdFlux project
[14], [16]. Two parameters, Itotal, and Btotal, are used as a
coordinate system. These parameters are multiplied with each
of the nominal current values and nominal junction areas to
get the current values and junction areas of the circuit under
test, respectively. We adaptively sample radially outward from a
single point, (1, 1), until a valid region boundary is constructed
with sufficient accuracy. We then determine optimal critical
margins, maximum distance to a point of failure and the largest
hypersphere inscribed in the region’s convex hull. Each of
the previous point’s critical margin, nearest failure and yield
analysis score was calculated. The yield analysis score was
calculated with 1,000,000 samples from a normal distribution
centered on the point with a standard deviation of 0.15 scaled




DFF OPTIMIZATION MARGIN COMPARISONS













Itotal - 3.0 % 41.8 % - > 90 % 86.8 % - 84.4 % 70.1 %
Jtotal - 13.1 % 2.4 % - 38.9 % > 90 % - 46.3 % 75.4 %
Ltotal - 14.7 % 5.3 % - 40.0 % 69.8 % - 52.3 % 62.3 %
Rtotal - 19.0 % > 90 % - 85.7 % 90.0 % - 84.7 % > 90 %
LD 5.136 pH > 90 % 3.5 % 2.037 pH > 90 % > 90 % 2.278 pH > 90 % > 90 %
LQ 3.945 pH 4.3 % 43.2 % 6.39 pH 36.5 % 64.5 % 6.180 pH 42.6 % 66.1 %
LO 4.34 pH > 90 % > 90 % 4.34 pH 78.6 % > 90 % 3.895 pH 89.0 % 90.0 %
LREL 3.82 pH > 90 % 19.9 % 2.092 pH > 90 % > 90 % 2.105 pH > 90 % 90.0 %
J1 257.5 µA 6.8 % 4.4 % 239.2 µA 46.0 % 50.4 % 260.2 µA 45.7 % 44.5 %
J2 245 µA 12.4 % 1.9 % 176.6 µA 40.9 % 65.9 % 223.9 µA 47.6 % 55.3 %
J3 243.75 µA 72.8 % 12.6 % 223.4 µA 36.8 % 51.0 % 227.9 µA 43.0 % 47.6 %
J4 262 µA 11.2 % 19.0 % 247.9 µA 60.7 % 37.2 % 240.8 µA 61.3 % 45.7 %
I1 150 µA 3.0 % 41.8 % 144.9 µA > 90 % 86.8 % 1.827 µA 84.4 % 70.1 %















Fig. 6. Different score function visualization
TABLE II










Critical Margin 18.2 % 13.0 % 64.4 %
Nearest failure 17.2 % 14.1 % 64.6 %
Inscribed Hypersphere 13.6 % 9.5 % 48.6 %
Table II and Fig. 6 shows the comparison between the dif-
ferent optimization score functions. The inscribed hypersphere
method is descent, but it is far from optimal. The critical
margin method is a very good estimate of how a circuit works
and the optimal critical margin is close to the actual optimal
point, and there is room for improvement. The nearest failure
maximization gives the best result here.
The new optimization method was compared to Cadence
AAO on the DFF that was optimized in [7]. Fig. 7 shows the
DFF. Table I and III tabulates the results. The upper margin and
lower margin refer to the amount a parameter can be increased
and decreased, respectively, before the circuit stop working.
The differences in calculated margins are a result of differences
in the testbench setup. Cadence AAO was not available so that
we used optimized values directly from [7]. The COWBoy
optimized values, as reported by [7], fails validation when the
the D-input is pulsed twice and we did not include it in our
comparison. The yield analysis was performed with a normal
TABLE III







Critical Margin 1.9 % 36.5 % 42.6 %
Critical Paramter J2 LQ LQ
Yield 6.6 % 50.2 % 52.8 %
















Fig. 7. Cadence DFF Example (Reproduced from [7])
distribution with µ equal to the nominal value and σ = 0.2µ for
all parameters. The results show that our optimization method
performs better on a real world cell, the DFF, than Cadence
AAO. Both the critical margin and yield was improved resulting
in a more robust cell.
VI. CONCLUSION
We presented a new optimization algorithm, the DFM
method, that maximizes the closest distance to failure. This
method improves on the current state of the art critical margin
optimization. We shown that the DFM method outperforms
existing tools such as Cadence AAO. This method is extendable
with the insights behind Cadence AAO localized optimization
and global verification. This would allow optimizing large
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Fundamental Inductance Modeling and its
implications in superconductor circuit design
Paul le Roux, Lieze Schindler, Coenrad Fourie, Senior Member, IEEE
Abstract—Superconductor circuits, such as AQFP and RSFQ
logic cells, are sensitive to inductances. Most circuit models par-
tially or completely ignore parasitic mutual inductances leading
to circuits that appear to work in simulation but fail in practice
where mutual coupling can have significant effects. We show a
method to model purely inductive networks that can be used to
accurately take mutual coupling into account. We apply this fun-
damental inductance model to a few different types of supercon-
ductor circuits to show the design implications. We present how
the more accurate inductance model changes the potential energy
of an AQFP gate. We demonstrate how to identify and design for
potential parasitic coupling in a basic RSFQ PTL repeater. We also
show that unaccounted parasitic coupling introduces significant
error in parameter extraction in SQUID arrays. We conclude with
the need to use the fundamental inductance model when designing
circuits in a parasitic environment.
Index Terms—Inductance, Superconducting integrated circuits,
SQUIDs
I. INTRODUCTION
SUPERCONDUCTOR circuits are becoming larger andmore complex as superconductor circuits are improved
and scaled to challenge existing technologies. The IARPA C3
project [1] provided development stimulus to scale up super-
conductor circuit complexity. Superconductor digital electron-
ics can potentially offer improved power-efficiency, and in-
creased performance over existing semiconductor technologies.
Superconductor digital electronics also commonly operate at
cryogenic temperatures and are naturally suited to interface
with qubits [2]. The required number of wires per qubit within
quantum computers need to be reduced to be able to scale
enough to surpass existing solutions [3]. A superconductor
processor could dramatically reduce the number of wires that
are required to operate a quantum computer.
Superconductor analogue electronics also offer vastly supe-
rior sensor capabilities in certain areas, and are used for super-
conducting single-photon detectors, superconductor quantum
interference devices (SQUIDs) for magnetometry, supercon-
ductor quantum interference filters (SQIFs), and superconduc-
tor gradiometers.
Inductances and Josephson junctions are the fundamental
circuit elements in superconductor digital circuits. Accurate
extraction and modeling of inductances are essential to the
modeling and design of superconductor circuits. Any error in
inductance extraction directly increases the error of the circuit
model, where current distribution, switching dynamics and
The research is based upon work supported by the Office of the Director
of National Intelligence (ODNI), Intelligence Advanced Research Projects
Activity (IARPA), via the U.S. Army Research Office grant W911NF-17-1-
0120.
magnetic coupling are functions of inductance. This could lead
to a circuit that works in simulation, but not when fabricated.
Poorly modeled inductances are often the cause of circuit
failure but are very seldom considered as the reason for failure.
Other effects such as rogue flux trapping, bias current magnetic
fields or local heating are often presented as the cause of circuit
failure, but these are seldom validated.
Significant work has been done on ensuring reliable field
solutions for the calculation of inductance in superconductor
structures [4]–[6], but more attention is needed for the modeling
of inductance networks to which to fit the results of field
calculations. Through developing a method to extract induc-
tances accurately and measuring the error that occurs in the
extraction process, we significantly improve the engineerability
of superconductor circuits.
A. Existing methodologies
Two main inductance extraction methodologies have been
identified. In the absence of formal naming conventions for
the methodologies, we will refer to them as local block-based
extraction (per-square estimation [7]) and field-based extraction
(determining a compact model from the solutions of Maxwell’s
equations).
Local block-based estimation tends to be quick and can scale
to large circuits efficiently, but can potentially give inferior ac-
curacy. One calculates the effective kinetic and self-inductance
per unit area and then the inductance of a structure is calculated
by looking at the area of the structure. This can be very
accurate for long inductive structures with simple current return
paths, but when considering more complex structures, the error
can easily be large enough that the physical circuit fails. The
error arises from inadequate estimation of inductance around
corners, through vias, from neglecting all magnetic coupling
and because current return paths are often estimated incorrectly.
Field based extraction tends to be slower, but can give very
accurate results. One solves Maxwell’s equations for the circuit
and uses the current and voltages as seen from the ports to
determine the inductances. If the circuit is accurately modeled
by the field solver then the extracted inductances can be almost
exact. The process is explained in [4]. In [4] the partial element
equivalent circuit (PEEC) method is used to solve Maxwell’s
equation in magneto-quasistatic form, but any field solver can
be used. A brief summary of how the process works is given
below.
For accuracy, we will work on improving the field-based
inductance extraction method as the local block-based method
has intrinsic accuracy issues. There are hybrid approaches to
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inductance extraction that have been proposed. The approach
solves the field in a local area and uses that to determine a
more accurate inductance of the block. This addresses some of
the shortcomings of the local block-based methods, but since
magnetic inductance is a global effect, it is not taken into
account by looking at local effects.
II. INDUCTANCE MODELS THAT IGNORE MUTUAL
INDUCTANCE
In cases where mutual inductances are negligible, they can
safely be ignored. Unfortunately, the assumption is seldom
checked. To analyze the error of ignoring mutual inductance









Fig. 1. Two inductors with mutual coupling.
Applying Kirchoff’s Voltage Law on the two loops of the
circuit gives us the following set of equations:
0 = V (P1)− jωL1I1 + jωMI2 (1)
0 = V (P2)− jωL2I2 + jωMI1 (2)
Given V (P1) and V (P2), we can solve I1 and I2 as:
I1 =




V (P1)M + V (P2)L1
jω(L1L2 −M2)
(4)
To introduce an error term we attempt to model the results to








Fig. 2. Two inductors without mutual coupling.
Firstly, we investigate the rudimentary case where the a
port is excited and the inductance calculated from the current
through the port. Solving analytically and taking into account
that M = k
√
L1L2, we arrive at the following expressions
which we can derive the modeling error from:
L3 = L1(1− k2) (5)
L4 = L2(1− k2) (6)
From (5), and (6) it can be seen that the error is equal to−k2.
The error quickly grows as the coupling increases, but is limited
for small coupling.
However, in practice the least squares error of the system is
minimized when extracting parameters. During the extraction
process, we excite each port in turn and measure the resulting
currents. Each set of values are substituted to combined to form
a set of equations that can be solved. These equations are solved


































1 + L2L1 k
2
(9)
The comparison between the accuracy of the least squares
solution and the trivial case is shown in Fig. 3. It can be seen
that the error from the least squares solution is greater than the
error from the trivial case.














Least squares, η = 0.5
Least squares, η = 1
Least squares, η = 2
Fig. 3. Self-inductance accuracy, where η is the ratio between the extracted and
coupled inductor.
If multiple mutual inductances are ignored the self-
inductance error is compounded. It is now abundantly clear
that ignoring mutual coupling in the extraction process leads
to incorrect self-inductance values. Whether this is desirable
is dependent on the user or the application. It is important to
point out that this is not a reflection on the inductance extraction
method. The method has to extract a model for a system,
which may not be accurately described through the model. The
resulting model minimizes the least squared error of the system.
Stellenbosch University https://scholar.sun.ac.za
III. SINGULAR VALUE PROBLEM
The intuitive solution to the before-mentioned problem is to
add mutual coupling between all inductors. However, this leads
to other problems. In a highly coupled netlist, the parameter
extraction equations matrix is often ill-conditioned. The least-
squares solution can still be found by disregarding the singular
values that are close to or equal to zero when constructing the
pseudo-inverse. However, this can lead to unrealistically large
mutual inductances, negative inductances, and even coupling
factors that are greater than one. This is, again, not a problem
with the method, but with the model. The additional mutual
inductances lead to an under-constrained problem. There are
multiple different solutions, of which the least square solution
is one.
To illustrate the root cause of the singular value problem,
we analyze the most basic case on which the problem can be














Fig. 4. Inductance star network.
During the extraction process, we excite each port in turn
and measure the resulting currents. Given the port currents, we
have enough information to determine the current distribution
of the entire star network. We can then construct the equations
required to solve the inductances.
0 = V (P1)− V (L1) + V (L2)− V (P2) (10)
0 = V (P1)− V (L1) + V (L3)− V (P3) (11)
0 = V (P3)− V (L3) + V (L2)− V (P2) (12)
We can see that (12) = (10) − (11). Since (12) is a linear
combination of (10) and (11), we can disregard (12) as it is
implied by (10) and (11). We can then simplify (10), (11), and
(12) to:
0 = V (P1)− jωL1I1 + jωL2I2 − V (P2), and (13)
0 = V (P1)− jωL1I1 + jωL3I3 − V (P3). (14)
Substituting the current and voltage values of each excitation
into (13) and (14) gives us six equations. Solving these six
equations gives us the inductance values.
Setting aside, for a moment, the previous example, we ana-
lyze a similar circuit wit the same port structure, but a different













Fig. 5. Inductance star alternative network.
Following the same procedure as earlier, we arrive at the
following equations:
0 = V (P1)− jωL4I1 + jωMI2
+ jωL5I2 − jωMI1 − V (P2)
(15)
0 = V (P1)− jωL4I1 + jωMI2 − V (P3) (16)
Given that I3 = −I1 − I2 holds, we substitute
L4 = L1 + L3 (17)
L5 = L2 + L3 (18)
M = − L3 (19)
into (15) and (16), simplify, then we get back to (13) and
(14). Similarly, we can substitute
L1 = L4 +M (20)
L2 = L5 +M (21)
L3 = −M (22)
into (13) and (14), simplify, and get (15) and (16). From this,
we can infer that there is a one-to-one mapping between the two
networks.
Both Fig. 4 and Fig. 5 are special cases of the fully coupled
star network shown in Fig. 6.
If a solution with no mutual coupling exists then, there also
exists a solution with L8 = 0, and another solution with
L6 = 0, and another with L7 = 0. The solution to the linear
set of equations used to determine the inductances are therefore
underdetermined.
An inductive network distributes current given a phase ex-
citation similarly to how a resistive network distributes current
given a voltage distribution [8]. This follows intuitively from
looking at the similarities between Φ0φ2π = IL and V = IR.
For a resistive network to be able to distribute current in an
arbitrary distribution three degrees of freedom, given by the

















Fig. 6. Fully coupled inductance star network.
can, therefore, be realized by the three inductors. Given the
additional three degrees of freedom, from the mutual coupling,










































where a, b, and c can be any real value. Substituting (23)
into (10), and (11) we get (13), and (14). Given the solution
set, one can easily show that negative inductances and coupling
factors greater than one are possible. The underconstrained and
possibly non-physical solution is indicative of a modeling error.
IV. ALGORITHM
Consider a circuit which has the minimum number of induc-
tors to represent a circuit fully. We call a set of inductors that
fully represent a circuit a fundamental inductor set (FIS). All
possible inductive loops can be represented by taking a linear
combination of effects of the given fundamental inductor set. A
cycle with only a single inductance requires that the inductance
represents the cycle for the cycle to have the correct self-
inductance. Each inductor is therefore analogous to a cycle in
a fundamental cycle basis (FCB) of the circuit graph. A circuit
graph can have more than one FCB [9]. Different FCBs can
form different sets of minimum inductors. Every fundamental
inductance set has a parameter solution that exactly matches the
pure inductive network. We only need to find one fundamental
inductor set for a circuit.
An FCB is constructed by taking the edges not in the corre-
sponding spanning tree and the path linking the two end points
[9]. The inductors of a minimum inductor set correspond to the
edges not in the corresponding spanning tree.
We have developed two algorithms that can be used to deter-
mine the minimum inductance set of a superconducting circuit.
The first uses a Breadth-First Search (BFS) algorithm [9],
and the second uses the Disjoint Set data structure [9]. For
terminology we refer readers to [9], but any undergraduate
graph theory textbook will be sufficient.
A. BFS
A BFS is performed on a circuit graph. If a tree-edge is an
inductor, the inductor must be removed and the two connected
nodes short-circuited. This ensures that there is no inductors
part of the spanning tree. If a non-tree-edge is not an inductor,
an inductor should be added in series to the edge. This ensures
that a spanning tree exists where the non-tree edges are all
inductors. Together this ensures that all inductors in the circuit
graph form a fundamental inductor set.
The algorithm could potentially rearrange existing inductors
even if the initial inductor set is fundamental. Rearranged
inductances are not a problem if only used as a simulation
model, but a designer will benefit from having a fixed circuit
layout. The before mentioned problem can be solved by always
visiting a non-inductive edge if such an edge exists and only
visiting inductive edges if no alternative edges can be visited.
If a circuit contains a fundamental inductance set, then the
inductive-edges will all fall on non-tree edges, and the spanning
tree will contain only non-inductive edges, which ensures that
no inductors will be added or removed.
This algorithm can be implemented inO(E) time complexity
and O(V + E) space complexity. V is the number of voltage
nodes in the circuit graph, and E is the number of edges in the
circuit graph.
B. Disjoint Set
A disjoint set data structure is created where each voltage
node is initially in its own set. Each edge of the circuit graph
is iterated over. Each edge is checked if it is a non-tree or tree
edge by examining whether the two connecting nodes of the
edge is in the same set. If the two connecting nodes are in the
same set, then the edge is a non-tree edge; otherwise, it is a
tree edge. The same procedure is followed as with the BFS
where inductive non-tree-edges are removed, and inductors are
added in series on non-inductive tree-edges. After an edge is
processed, the connecting node sets are unioned.
To address the issue of rearranged inductances: All non-
inductive edges should be processed before the inductive edges.
As with the BFS algorithm, this ensures that all non-tree edges
will not be inductive and tree edges will be inductive if a
fundamental inductor set is given.
This algorithm can be implemented in O(α(V )E) time
complexity and O(V ) space complexity, where α is the inverse
Ackermann function.
C. Application
Both algorithms give accurate results and are fast and space-
efficient enough to work on very large scale circuits. We prefer
the Disjoint Set variant over the BFS variant as we found the
implementation to be much simpler.
We illustrate a fundamental inductor set by investigating a
Josephson Transmission Line (JTL). Fig. 7 shows a JTL with
inductors on each segment. Fig. 7 is how a circuit designer will
model the inductive network if no mutual couplings is taken
into account. If the mutual inductance is negligible then the
inductive circuit will accurately be modeled by inductor on each
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segment with no mutual coupling. Unfortunately the mutual
inductance is almost never negligible in layed out cells.

















Fig. 7. JTL circuit diagram with inductors on each segment.
If the fundamental inductor set is used and coupling is
assumed between all inductors, then an inductive circuit will
be modeled accurately even in the presence of strong mutual
inductances. Fig. 8 shows the JTL, but with a fundamental
inductor set. The circuit graph in Fig. 8 is a possible output
of both algorithms. The actual output of the algorithms will
vary based on the edge ordering and, in the case of the BFS,
the starting node. The equations resulting from inductance


















Fig. 8. JTL circuit diagram with a possible minimum inductor set.
Table I shows the cycles that are represented by each inductor
in the fundamental inductor set of the circuit shown in Fig. 8.
All other cycles in the circuit graph can be made from a linear
combination of the cycles since the cycles form an FCB.
V. CIRCUIT DESIGN
The fundamental inductor set accurately models a circuit
but does not directly map to the common mental model which
most designer use during superconductor electronic design. The
TABLE I
CYCLES REPRESENTED BY INDUCTORS IN THE FUNDAMENTAL INDUCTOR
SET.
Inductor Edges in cycle represented by inductor
Lin Pin, Lin, Ibias
LPB1 LPB1, B1, Ibias
LPRB1 LPRB1, RB1, Ibias
LPB2 LPB2, B2, Ibias
LPRB2 LPRB2, RB2, Ibias
Lout Pout, Lout, Ibias
common mental model is that inductors are seen as segments.
The error that can be introduced by not fully modeling mutual
coupling is too large to ignore.
This section will discuss how the fundamental inductance
model influences the superconductor circuits and their designs.
A. Arbitrary loop inductances
The loops the minimum inductor set compromises of are
not necessarily the loops used in the design. We show how
to determine the self-inductance of any loop, and the mutual
inductance of any two loops in a circuit.
To determine the mutual inductance of any two loops, one
assumes that the change in current, didt , around the loop is
one and that that is the only change in current in the circuit.
The induced voltage around the other loop is then the mutual
inductance of the two loops. The self-inductance is determined
by the same procedure, but the excited and measured loop is
taken as the same loop.
B. Unexcited current loops
A fundamental inductance set corresponds to a fundamental
cycle basis of the circuit. Integrating the phase around the n
fundamental cycles, KVL, formed by a fundamental inductance






Lj,iIj ∀ i = {1, . . . , n}, (24)
where φi is the phase over the ith fundamental inductor, and
Li,i is the self inductance of the ith fundamental inductor,
and Li,j is the mutual inductance between the ith and jth
fundamental loop, ij is the current through the j fundamental
inductor and n is the number of fundamental inductance loops.


























In a circuit, there are possible unexcited loops. These unex-
cited loops can result from holes which have no trapped flux,

















where φe is the fundamental loop phase excitations, and the
subscript e and u refers to the excited and unexcited parts of the












This means that any unexcited loop or holes can be accounted
for by calculating an effective inductance of the excited loops.
Unfortunately, any superconductor loop can be a source of
excitation since all superconductor loops can potentially trap
flux, flux trapping is outside the scope of this paper. We refer
any interested readers to [10] for a reference article on flux
trapping.
C. Adiabatic Quantum Flux Parametron (AQFP) [11], [12]
For a reference analysis we investigate the AQFP NOT gate
[13] designed for the MITLL SFQ5ee process [14] [15]. The
traditional circuit is shown in Fig. 9. Coupling is taken into
account between Ldc and Lq , Lx, Lout, L1, and L2 is taken into
account as well as the coupling between Lx, and Lout, Lq , L1,
L2, and between Lout and Lq . The InductEx extraction resulted









Fig. 9. Normal AQFP NOT gate designed for the MITLL SFQ5ee process.
In Fig. 10 the AQFP gate with a fundamental inductance
set is shown. Coupling is included between all fundamental
inductors. The InductEx extraction resulted in a 0.02 % error.
Assuming that the model is symmetrical, and that numerical
error is the cause of asymmetry, looking only at the inductance
of the SQUID loop, the coupling between the SQUID loop
to ground (Lq in the normal representation and M12 in the
fundamental representation), and assuming the output inductor
contribution to the potential energy is negligible we can calcu-




























Table V-C tabulates the results. It is clear that the extraction
error does lead to a corresponding error in circuit parameters.
Normal Fundamental Percentage error
βl 0.249 0.267 6.78%
βq 0.951 0.933 2.00%
TABLE II
SIMPLIFIED MODELING OF INDUCTANCES.
However, the effect of the output inductor and it is coupling
to the circuit is not taken into account in the above estimation.
In the normal mode system the output inductor does not couple
with the SQUID loop and only couples significantly with Lq .
Also, in practice the output inductor is connected to another
circuit. We model this connection by adding a inductive load,
Lload which does not couple to the system. By assuming the
output does not provide feedback to circuit the effective βq ,











The effective parameters, β∗q and β
∗
l can also be calculated



















This is a rare case where a parasitic effect is beneficial to
the system. The output inductor lowers the effective inductance
of the SQUID to ground. By lowering the output load, the
energy efficiency of the AQFP gate improves along with the
current gain. The case where the output load does not make
a difference is when Lload becomes infinitely large. However,
since Lload corresponds to a worst-case scenario, it is not a
mistake to ignore the effect of the load when estimating the
effective inductance parameters of the circuit.
If we assume that the model is symmetrical and that any
asymmetry is numerical error then the standard potential equa-













Unfortunately, practice is seldom symmetrical. We proceed
to calculate the energy in the case of an asymmetric QFP.
By using the same normalization as the standard case uses













The currents in the branches can be calculated from the
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The energy in the inductance network can be calculated using
the magnetic flux in the inductor network.
UL = Φ
TL−1Φ. (41)
The potential of the QFP gate becomes
UQFP = UL −








It should be noted that 42 reduces to the symmetric form,
(35), when the parameters are symmetrical. We verified this by
using sympy [17], a computer algebra system, to avoid a mis-
takes when working with the long equations. The symmetrical
conditions are listed below.
L1 := L
∗ + Lq (43)
L2 := L
∗ + Lq (44)














Mx2 := −M∗x (51)
(52)
The potential energy plot for the asymmetric QFP and sym-
metric QFP is plotted in Fig. 12 and Fig.11. The difference is
minimal as the layout is, in fact, geometrically symmetrical and
the asymmetry is a result of numerical error. The asymmetric
expression will, however, be useful when developing more
compact asymmetrical gates.
We have shown that, for QFP, the extraction error resulting
from neglecting parasitic coupling leads to a corresponding
error in design parameters. This parasitic coupling should be
taken into account when performing software verification of
designs.
D. Rapid Single Flux Quantum (RSFQ) [18]
We investigate the bias currents of a simple Passive Trans-
mission Line (PTL) [19] repeater. Our PTL repeater is a simple
three junction Josephson transmission line. The normal repre-
sentation is shown in Fig. 13, and a fundamental representation
is shown in Fig. 14.
As our study is on the fundamental inductances and not on
circuit design, we assume that all design aspects is a priori
knowledge. The loop inductances, L1, and L2, the junction
critical currents, IC1, IC2, and IC3, and junction bias currents,
IB1, IB24, and IB3, are, therefore, considered predetermined
constants. The parasitic kinetic inductances, Lp1, Lp2, and Lp3
are also considered to be know from process information.
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Fig. 11. Symmetric AQFP potential energy plot.























Fig. 12. Asymmetric AQFP potential energy plot.













Fig. 13. Normal PTL repeater netlist.
The current flowing in L1, L2, LB1, and LB2 is defined as
IL1, IL2, IB1, and IB2 respectively. Given the current defini-
tions we can write down the currents through the junctions.











Fig. 14. Fundamental PTL repeater netlist.
IJ1 = IB1 − IL1 (53)
IJ2 = IL1 − IL2 (54)
IJ3 = IL2 + IB2 (55)
Equations (53), (54), and (55) implies that the sum of the two
current sources equal to the sum of all the currents through the
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junctions.
IB1 + IB2 = IJ1 + IJ2 + IJ3 (56)
The implication of (56) might seem intuitive, but since the
information is included in (53), (54), and (55), it does not need
to be explicitly considered.
Given that each current source provides current to half of the
circuit, we choose that the first current source should provide
enough current to bias the first junction and half of the second
junction.




Equation (57) along with (56) implies that the second current
source provides enough current to bias the third junction and




IJ2 + IJ3 (58)
Equation (53) and (55) now be manipulated to get equations









All currents in the system are now defined, and we continue
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Applying KVL on the loops formed by the fundamental
inductors we arrive at a set of equations we can use to solve
the fundamental inductances and their coupling.

























Here we would like to draw attention to the fact that we have
more unknowns than equations. This is because some of the
mutual couplings are purely parasitic. The mutual inductances
M1,B2 and M2,B1 are purely magnetic inductances. We con-
tinue by assuming that the parasitic magnetic inductances are
negligible in our PTL repeater. The mutual coupling between
the two transmission loops, M12, is a result of the parasitic
kinetic inductance, Lp2 between the loops.
M1,2 = −Lp2 (65)
M1,B2 = 0 (66)
M2,B1 = 0 (67)
With the parasitic parameters accounted for, equation (62),
and (63) can be solved.
M2,B2 =































Since there is no parasitic magnetic inductance in the design,
we can define the loop inductances and their coupling in terms
of the branch inductors.
L1 = Lp1 + L1A + L1B + Lp2 (70)
L2 = Lp2 + L2A + L2B + Lp3 (71)
M1,B1 = −L2B − Lp3 (72)
M2,B2 = Lp1 + L1A (73)
Equations (70), (71),(72), and (73) can be re-arranged to
give expressions of the branch inductances in terms of the loop
inductances and their coupling.
L1A = −Lp1 −M1,B1 (74)
L1B = L1 − Lp2 +M1,B1 (75)
L2A = L2 − Lp2 −M2,B2 (76)
L2B = −Lp3 +M2,B2 (77)
In the parasitic free case, the design can be done directly
with the branch currents and arrive at the same equations.
However, in the fundamental case, explicit attention had to
be given to the parasitic coupling. This explicit attention is
important as it informs the designer of potential coupling that
can happen between loops when laying out the circuit. It
also gives parameters, which, when extracted, gives the circuit
designer an indication of the parasitic coupling taking place.
Furthermore, if the parasitic coupling is unavoidable, then the
parasitic coupling can be taken into account in the design by us-
ing a fundamental inductance representation. The fundamental
inductance representation is, therefore, invaluable for designing
circuits with potential parasitic coupling.
E. Superconductor Quantum Interference Device (SQIF) [20]
Superconducting quantum interference devices (SQUIDs)
are extremely sensitive magnetometers. They consist of a su-
perconducting loop with 1 (RF-SQUID) or 2 (DC-SQUID)
Josephson junctions in the superconducting loop. To improve
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sensitivity and dynamic range, they can be stacked in 2D arrays.
SQUID array of SQIF design is a topic on its own, and we
will not delve into it. We will, however, look at a common
assumption, that loops have negligible magnetic coupling, often
made during SQIF design [20], [21].
We extracted the inductance of virtual test structures which
represents a basic SQUID array with varying number of loops.
For each test structure, we extracted the inductance using the
per-segment and fundamental approach. As an illustration of
how the netlists of the SQUID arrays look Fig 15 shows
the schematic of the 3x3 SQUID array using the per-segment
inductance model and Fig. 16 shows the schematic of the 3x3
SQUID array using the fundamental inductance model.
Fig. 15. Normal representation of 3x3 SQUID array.
Table V-E shows the extraction results of the various test
structures. The per-segment inductance values are accurate for
the single SQUID loop, but quickly lose accuracy as more loops
are added. The fundamental inductance values remain at least
as accurate as of the tolerance of the 3D simulation.
It is clear that neglected coupling in the SQUID arrays
Fig. 16. Fundamental representation of 3x3 SQUID array.
Array size Segment accuracy Fundamental accuracy
1x1 > 99.9 % > 99.9 %
2x2 82.9 % > 99.9 %
3x3 66.3 % > 99.9 %
4x4 60.9 % > 99.9 %
5x5 58.3 % > 99.9 %
TABLE III
ACCURACY OF INDUCTANCE EXTRACTION OF SQUID ARRAYS OF
VARIOUS SIZES.
leads to unreliable extracted parameters. From looking at the
potential loop coupling, it is also clear that the bias line can
couple with the inner SQUID loops. This can cause the bias
currents of the junctions to drift from their expected values
significantly.
The per-segment inductance model is unsuitable for any
meaningful SQUID array calculations. We want to note the
SQUID structures can be affected by resonances in the structure
which are not accounted for in the fundamental inductance
model. As such, we will conclude that the fundamental in-
ductance model gives a much more accurate simulation model
Stellenbosch University https://scholar.sun.ac.za
of SQUID arrays, but it does not describe all electromagnetic
effects of interest. It does give a solid foundation on which to
extend the SQUID array simulation model to be encompassing
all effects of interest.
VI. CONCLUSION
We have analyzed two significant causes of inductance ex-
traction errors. We have shown that ignoring mutual inductance
leads to incorrect self-inductances. We have also shown that
adding too many inductors leads to exactly singular matrices
during the extraction process. The Fundamental inductance
representation was proposed, which solves both the afore-
mentioned problems. The effect of parasitic and asymmetric
coupling on an AQFP gate was analyzed. A loop-based design
of a PTL repeater was shown to show how parasitics influence
RSFQ design. We have shown that parasitic coupling introduces
significant modeling errors in SQIFs. We have shown several
examples of how a fundamental inductance model significantly
improved inductance extraction accuracy. We conclude that
the fundamental inductance model is essential in verifying
superconductor circuits and designing circuits with parasitics.
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Abstract—We present Josephson simulator (JoSIM), a simu-
lation program with integrated circuit emphasis (SPICE)-based
circuit simulator that utilizes the modified nodal voltage analy-
sis method and trapezoidal integration to solve systems of linear
equations. The objective of JoSIM is to provide accurate simulation
results with major improvement in terms of simulation speed and
expandability. JoSIM incorporates the ability to do phase-based
simulation through a modified nodal phase analysis method. A full
data visualization GUI, built using open-source graphical libraries,
is included. We show the results of simulations with JoSIM and
compare them to the results of the JSIM, as well as comparisons
between simulation times. We also show extremely large simula-
tions, which are not realizable in reasonable time using JSIM.
Index Terms—Circuit analysis, circuit simulation, Josephson
junctions, SPICE, superconducting integrated circuits.
I. INTRODUCTION
S IMULATION program with integrated circuit emphasis(SPICE) simulation in superconductivity is a rather niche
field due to difficulty in representing the actual physics of the
Josephson junction (JJ) element in terms of circuit models for
simulation [3]. Most simulators rely on approximations such as
the resistively and capacitive shunted junction (RCSJ) to model
the tunnel current effect of the JJ [4]. Despite being approxima-
tions, the modelled effect is suitable for simulation purpose and
near enough to practical results to be acceptable in most cases.
The closest approximation of the Josephson junction that models
the Josephson effect most accurately was done by Werthamer in
1966 [5]. This model though has not seen exact implementation
in a general simulation engine, with the closest being the mi-
croscopic tunnel junction (MTJ) in the personal superconductor
circuit analyser (PSCAN) [6].
Simulation of the Josephson effect had been possible through
model additions to Berkeley SPICE and IBM ASTAP, though
the first published attempt at the Josephson effect in simuation
program with integrated circuit emphasis (SPICE) was by Jewett
at University of California Berkeley in 1982 [7]. The JJ model
was added to the existing SPICE 2G5 and allowed the user to
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choose one of 3 types of quasiparticle resistances (Rtype). This
method was however rather slow due to the numerical method
used by SPICE for accurate simulation of transistor type devices.
The SPICE 2G5 with the implementation of the JJ was named
JSPICE, with the SPICE3 version JSPICE3 as its successor [8].
WRspice is a SPICE engine developed by Whiteley Research
Incorporated in Sunnyvale, CA. Until October of 2017 it was a
commercial SPICE engine and part of a toolset called XicTools,
which included the layout package Xic. Development started
as a project to rewrite JSPICE3 in C++ while maintaining full
compatibility for older SPICE simulators.
Josephson simulator (JSIM) [9] developed by Fang and Van
Duzer in 1989 is a SPICE-like simulator dedicated to simulation
of JJs and does not support any semiconductor devices. The
simulator is very light weight due to the need to only support a
few components.
In this paper we present JoSIM, a Josephson junction SPICE
simulation engine for transient analysis akin to JSIM and WR-
spice written in modern C++ with emphasis on extendibility
while remaining focused on superconductive circuit elements.
We compare JoSIM to JSIM and WRspice in terms of ac-
curacy of the JJ model and execution speed of various size
simulations.
II. SIMULATION ENGINE
At the core of any simulation engine lies the process of find-
ing a set of equations that can be simultaneously solved for
either a fixed point (static) solution or a transient solution (time
dependant). In circuit simulation Kirchoff’s current law (KCL)
is used to do nodal analysis to find the voltages at each node,
however it is often difficult to do without information about the
branch currents and therefore modified nodal analysis (MNA)
[10] is used to set up these equations.
Reactive components such as inductors and capacitors require
some form of integration method to determine the current or
voltage at every time step. The most basic of these methods is
the backward Euler method, which interpolates the current value
based on the previous value. This method is however a first order
method which does not model the behaviour accurately enough
unless sufficiently small time steps are taken which quickly
becomes computationally expensive. We therefore opt to use a
second order method such as the trapezoidal integration method.
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TABLE I
COMPONENT STAMPS FOR VOLTAGE
where n is the iteration count and hn the current time step in
the transient analysis. This integration method is suitably ac-
curate for circuit simulation purposes, however when a rapid
change in y occurs such as a 2π Josephson phase switch, the
derivative (voltage) tends to produce spikes.
A. Voltage
JoSIM programmatically creates component matrices using
generic MNA stamps for the component type. We demonstrate






If we apply the equation in (1) to (2) we obtain an equation for
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⎤
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This general matrix form is used to solve the Ax = b linear
algebra problem in circuit simulation. The stamps for a resistor,
inductor, capacitor and voltage source can be seen in Table I.
JoSIM uses the RCSJ model for which the MNA stamp coin-
cides with the matrix found in JSIM, which relies on a second
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where the phase node φ is a virtual node not connected phys-
ically in the circuit and e and  are the electron charge and
Plancks constant respectively.
Is = −Ic sin φ0 +
2C
hn
Vn−1 + CV̇n−1 (4)
TABLE II
COMPONENT STAMPS FOR PHASE
with












v0n = Vn−1 + hn V̇n−1 (6)
This method of using the phase guess relies on a voltage guess
and subsequently information about the previous two values of
the junction voltage as well as their derivatives. It is therefore
necessary to keep track of these values throughout the transient
simulation.
B. Phase
PSCAN, first introduced in 1991 utilized a similar method of
computing the phase as standard variables, however this tool was
practically unobtainable until s recent re-release by Shevchenko,
written in Python, made it open-source (PSCAN2) [11]. The
tool utilizes its own unique input language, SFQHDL, which
allows the self-verification of circuit results using the built-in
optimization engine.
The JJ is a phase-based element, therefore the direct cal-
culation of the phase is more practical. It therefore becomes
sensible to perform the entire transient analysis in phase since
each component affects the phase of the entire circuit.
Calculation of phase is done through the Josephson voltage-
phase relation [12], which is shown in (7). This relation can be
substituted into every voltage dependent equation and expanded
using the trapezoidal rule. This allows us to create modified
nodal phase analysis (MNPA) stamps for each component. We







The JJ MNPA stamp remains mostly the same with simply
the role of the voltage and phase swapped. This means that the
phase is now the connected node which we want to calculate,
and the voltage becomes a virtual non-connected node which is
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required only for calculation purposes.
⎡
⎢⎣
0 0 1R +
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The phase for the next time step remains the same second order
guess as in (5) which utilizes a voltage guess as in (6).
Direct calculation of the phase allows the addition of DC
external magnetic fields through mutual coupling with all the
inductors in the circuit. This is a rather important feature in
low temperature superconductivity due to the high susceptibility
to external fields [13] which is not trivial using voltage-based
methods.
III. JOSIM FEATURES
JoSIM is written to accommodate standard SPICE syntax as
well as the limited SPICE syntax utilized by JSIM. This allows
the results of simulations to be quite easily compared with that
of JSIM and WRspice. In addition to the capability to perform
phase-based simulations, JoSIM provides other functionality
that JSIM does not such as alpha-numeric node numbers.
The inclusion of an expression parsing algorithm based on
Dijkstras shunting yard [14], with which variables can be gen-
erated within the SPICE netlist allows scaling, computation or
parameterization of component values within the netlist.
JoSIM allows the output of result vectors in various ways
including space- or comma-separated files. A key feature that
is provided with JoSIM is the ability to plot the result vectors
through either the cross-platform FLTK graphical library or the
Python based matplotlib interface. The latter provides the ability
to scale, label and save the results as publication grade figures.
IV. TEST METHODOLOGY AND RESULTS
A. Test Methodology
We compare the quasiparticle resistance model used in JoSIM
to the others. This is done by comparing the I-V curves which
are generated by steadily ramping up the input current of a
JJ, keeping it constant and averaging the voltage across the
junction once stabilized. The current is incremented and the
process is repeated until the input current reaches some large
value whereafter the current is swept through zero to the negative
peak and back to zero. Plotting these averaged voltage values
against the current produces the I-V curve of the junction.
The only quasiparticle resistance models (Rtype) that are
implemented in JoSIM at present is the zero shunt conduc-
tance (Rtype=0) and PWL resistance model (Rtype=1). This
is similar to that found in JSIM, where WRspice has an ex-
ponentially derived resistance curve (Rtype=2), a fifth order
polynomial expansion (Rtype=3) and a temperature variation
model (Rtype=4) controlled by a specified voltage source or
inductor. The models implemented by WRspice are scheduled
for incorporation into JoSIM in the near future.
Additional tests are performed which benchmark the speed
and simulation size capabilities of JoSIM compared to others.
These benchmarks include a basic Josephson transmission line
(JTL), a 4-bit Kogge-Stone Adder (4-bit KSA) and various large
Fig. 1. a) JoSIM Rtype=0 and Rtype=1 I-V curves. b) JoSIM, JSIM, and
WRspice Rtype=1 I-V curves.
simulations created by stringing together JTLs up to a total of
10,000 JJs.
B. I-V Curves
The first test involving the I-V curves of the JJ in JoSIM is
presented in Figure 1a. The comparison between the I-V curve
of JoSIM, JSIM and WRspice can be seen in Figure 1b. Since
the JJ model used in JoSIM matches the one found in WRspice
they are very close with the difference forming as a result of the
way JoSIM approximates the voltage guess for the next time
step.
The model used in JSIM differs from JoSIM and WRspice in
the way the transitional current and conductance is calculated.
JSIM approximates a transition conductance as the slope be-
tween the sub-gap and normal resistances for the gap voltage
spread region (ΔV ). Based on where the voltage is guessed to
be in the next time step, the A matrix is adjusted using either
sub-gap, transition or normal conductance. During the transi-
tional state, two regions are defined namely Vgap + ΔV and
Vgap + 2ΔV . When in the first region a constant current is
added to the b matrix entry for the junction, where a varying
current is added during the second region.
This model differs quite significantly from the one used in
JoSIM and WRspice, where a single region ΔV is defined sur-
rounding the gap voltage. The transition conductance is calcu-
lated using the critical current, ΔV and a ratio of critical to gap
current (typically π/4). Similar to JSIM the A matrix is adjusted
with the transitional conductance when entering the transition
region, however the current with which the b matrix entry is
adjusted differs and is continually added even when entering
the normal resistive state.
This difference in RCSJ model implementation is what causes
the normal region of WRspice and JoSIM to differ slightly when
compared to JSIM. From internal data under the SuperTools
project, we find that the WRspice/JoSIM JJ model provides
a better match to measured I-V curves for the MIT Lincoln
Laboratory SFQ5ee process [15].
C. JTL
The example tested using JoSIM is the basic JTL and is seen
in Figure 2. We further compare these results to the same sim-
ulation performed using JSIM as well as WRspice and plot the
percentage difference between the junction output phases. The
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Fig. 2. Josephson transmission line (JTL) simulation using JoSIM.
Fig. 3. JTL phase difference of JoSIM vs. JSIM and WRspice.
results of this comparison can be observed in Figure 3. The
difference percentage scale is expressed in logarithmic form for
greater clarity. The results are as expected with absolute differ-
ences between simulators less than a fraction of a percentage.
D. Execution Speed
The execution speed and simulation size capabilities of JoSIM
were tested and compared to that of JSIM and WRspice. Each
example is simulated with a time step of 0.25 ps with the max-
imum time step set to the same for a total of 1000 ps. The
examples were executed on a system with an Intel Core i5 and
8GB RAM running macOS Mojave. The time command was
used to measure the execution in seconds and each simulator
was instructed to print results to a file. All examples, excluding
the I-V curve, can be obtained on the online repository [17].
The results of these simulations are shown in Table III. In small
examples simulators are quite closely matched however as the
size of simulation grows JoSIM starts to gain ground, which is a
good step towards VLSI simulation of superconducting circuits.
E. Phase Simulations
When performing phase-based simulations the phase of each
node in the circuit is calculated. This method was implemented
TABLE III
COMPARISON OF SIMULATOR EXECUTION SPEEDS
Fig. 4. Nodal phase analysis of a DC to SFQ connected to JTL with resistor
termination.
in JoSIM in such a way that no alterations need be made to
a circuit netlist to allow for phase-based analysis. We plot the
results of the nodal phases of a DC to SFQ converter connected
to a JTL and terminated using a resistor in Figure 4.
V. CONCLUSION
A superconducting circuit simulator JoSIM was demonstrated
to have superior execution speed while maintaining accuracy.
Voltage- and phase-based analysis methods were discussed in
detail with demonstrations of each. The simulator was compared
to popular existing alternatives as well as percentage difference
measured.
JoSIM has been proven to be a reliable new superconducting
circuit simulator with clear advantages in simulation speed as
well as compatibility with multiple formats. Advanced features
such as the capability to do both phase and voltage analysis,
parameterize circuit netlists through expressions as well as na-
tively plotting outputs and saving them in a variety of formats.
Development on this simulator will continue with efforts to
introduce parallel processing in certain regions to further im-
prove performance on large circuits being investigated. Addi-
tional RCSJ models are being considered for future releases
along with the elusive microscopic tunnel junction [16].
Additional improvements planned for future implementation
include the addition of noise to simulations as well as the
modulation of temperature locally on a per component base, as
well as globally across the circuit. Development can be tracked
through the JoSIM open-source online repository [17].
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Abstract—Devices used for RSFQ cell interconnects include
Passive Transmission Lines (PTLs) and Josephson Transmission
Lines (JTLs). We demonstrate software analysis methods with
which reflections on PTLs can be improved through impedance
matching without compromising the margins of the connected
RSFQ logic cells. RSFQ cells are typically designed to connect
to PTL transmitters and receivers before attaching the PTL
interconnects. These transmitters and receivers are used as
matching and buffer stages between the cell and the PTL; and can
be adjusted to minimize impedance mismatching. We integrate
PTL transmitters and receivers within the RSFQ cell to decrease
the amount of Josephson junctions required to incorporate
PTL interconnect functionality. Frequency domain analysis on
each cell provides equivalent impedance characteristics used for
impedance matching.
Index Terms—Circuit optimization, Impedance matching, Re-
flection coefficient, RSFQ, Superconducting integrated circuits
I. INTRODUCTION
RAPID Single Flux Quantum (RSFQ) logic utilizes mag-netic flux quanta passed between decision elements–
which results in short voltage pulses as associated current
passes through inductive connections–for data representa-
tion [1]. The quantized area of the voltage pulse, a few
picoseconds wide, corresponds to a single flux quantum
Φ0 ≈ 2.07 × 10−15 Vs. These short SFQ pulses allow for
high-speed digital applications with low power consumption.
RSFQ cells can be connected directly using a non-storing
inductive loop or, alternatively, the cells can be connected
using Josephson Transmission Lines (JTLs) or Passive Trans-
mission Lines (PTLs) [2]–[4] to bridge longer distances. The
choice of cell connection depends on various factors. These
include the required power consumption, transmission delay
restrictions, available routing space on the chip, and distance
between the two cells to be connected. JTLs can transmit
pulses without reflections, but drawbacks include increased
power consumption and higher probability of timing errors
with increased JTL length due to jitter [5]. A major drawback
of PTLs is pulse reflection due to an impedance mismatch
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of National Intelligence (ODNI), Intelligence Advanced Research Projects
Activity (IARPA), via the U.S. Army Research Office grant W911NF-17-1-
0120, and based on the research supported in part by the National Research
Foundation of South Africa (Grant Number: 105859).
The authors are with Stellenbosch University, Stellenbosch, South Africa
(phone: +2721 808 4029; e-mail:17528283@sun.ac.za; 17500966@sun.ac.za;
coenrad@sun.ac.za)
Fig. 1. Cross-section of typical thin-film passive transmission line geometries
in superconductor integrated circuits for microstrip and stripline. The dielectric
is mostly SiO2, layer thickness is in the range 100 to 500 nm, and line width
is in the order of 5 to 10 µm.
between RSFQ cells and the PTL [6]. This can cause timing
jitter and affect the operating margins of a circuit [7], [8].
A notable advantage of superconducting PTLs is high speed
pulse propagation [9].
Fig. 1 shows the typical structure of microstrip and stripline
PTLs. In this work, we investigate a stripline PTL. Such a
superconducting PTL, with a SiO2 dielectric, typically has a
phase velocity or pulse propagation speed of approximately
90−110 µm/ps at 4.2 K (about 0.3c), depending on the kinetic
inductance contribution. For the MIT Lincoln Laboratory
(MIT-LL) SFQ5ee fabrication process [10], a JTL with an
approximate time delay of 5 ps can be laid out with a cell
length of roughly 30 µm [11]. The JTL therefore has a pulse
transmission of approximately 6 µm/ps. PTL interconnects
thus allow signal transmission at more than an order of
magnitude faster than JTLs [8].
In this article, we analyze methods for improving impedance
mismatching focused towards application to the MIT-LL
SFQ5ee fabrication process [10]. This research forms part of
the ColdFlux project [12] under the IARPA SuperTools pro-
gram [13]. For ColdFlux, placement-and-routing are developed
that utilize PTLs for on-chip gate-to-gate interconnects [4],
[14]. We therefore investigate how reflections induced by
impedance mismatching between PTLs and transmitter/re-
ceiver cells can be improved, according to simulation, for
the MIT-LL SFQ5ee fabrication process. We also analyze the
influence of integrating the PTL transmitters and receivers
within RSFQ cells and simulate these operating margins.
II. IMPEDANCE MATCHING, NOISE AND MARGIN
OPTIMIZATION
A. Pulse reflections
Pulse reflections are considered to be weak reflected waves
which do not possess enough energy to switch a Josephson
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junction (JJ) and are classified as weak noise [15]. These
reflections are a result of impedance mismatch and can lead
to a higher decision jitter [16]. If the circuit operates at its
resonance frequency, the weak noise can accumulate on the
PTL in such a way that it degrades the circuit’s operating





where Trt is the round trip propagation time for a pulse
through the PTL [15]. Optimal impedance matching for weak
noise does not necessarily coincide with optimal impedance
matching for SFQ pulse transmission. We shall focus on the
theoretical impedance matching for weak noise and integrate
the results into circuit improvement for SFQ pulse transmis-
sion.
B. Impedance matching
Impedance matching should also consider the physical con-
straints of a PTL stemming from chip layout. The width of
a PTL can be adjusted to match the input impedance of the
receiving cell, but factors like chip space, minimum PTL width
and routing track pitch set firm constraints on this method of
matching.
Impedance mismatch is often measured in terms of the
reflection coefficient. The normalized reflection coefficient
indicates the amount of pulse reflection on the PTL. Therefore,
a small reflection coefficient indicates minimal impedance
mismatch. The line’s properties changes with frequency [17],
and the reflection coefficient is therefore also dependent on
frequency. At the operating temperature 4.2 K, and below the
gap frequency, 750 GHz, the frequency-dependent effect can
be ignored. The reflection coefficient can be approximated as:
Γ =
∣∣∣∣
Xin − (Xo + Z0)
Xin + (Xo + Z0)
∣∣∣∣ , (2)
where Xin is the input impedance of the PTL receiver, Xo
is the output impedance of the PTL transmitter and Z0 is the
characteristic impedance of the PTL at DC conditions. These
definitions are discussed in Section III through Fig. 3 and 4
and (9) and (10).
The method of adjusting the characteristics of the PTL
transmitters and receivers to match the impedance of the
PTL is extensively discussed in [6], [15], [16], [18], [19].
We will follow a similar method, but will also investigate
how this theory can be applied to integrate PTL transmitters
and receivers within a RSFQ cell designed for the MIT-
LL SFQ5ee fabrication process. Additionally, we analyze the
characteristic impedance of a PTL designed for the MIT-LL
SFQ5ee process and investigate how the margin optimization
of the PTL transmitter and receiver circuits affect the SFQ
pulse reflections on the PTL.
C. Margin optimization
The maximum amount of power is transferred when the
least amount of pulse reflection occurs. This point of maxi-
mum power transfer should, theoretically, correspond to the
operation point with optimal margins under the condition
that the pulse reflections are dissipated before the next pulse
arrives. We optimize the circuit margins by maximizing the
statistical distance between the point of operation and all
known points of failure. The maximization is achieved by
repeatedly performing a margin analysis and, given the new
information, stochastically searching for a new best point until
convergence is reached. Many methods are discussed in the
literature [20]–[23] and any optimization method leading to
optimal margins should lead to sufficient results.
D. Vias and corners
In a placed and routed chip for very large scale integration,
there are corners and vias along the length of a PTL in order
to connect different cells. This is also used to implement PTL
crossover. These corners and vias create impedance mismatch
effects. These effects have to be investigated with a numerical
model. The frequency dependence of the superconducting
material properties and high-frequency reflection effects have
to be taken into account in the numerical model. To our knowl-
edge, this has not been done for superconductor integrated
circuit thin-film passive transmission lines and is outside the
scope of this paper.
If an equivalent model of the vias and corners can be
simulated in SPICE, the netlist can be optimized with these
effects included. The method of minimizing reflections using
margin analysis presented here does not lose generality by not
investigating the effects of corners and vias in our investiga-
tion.
III. CIRCUIT MODEL DESIGN
A. Josephson Junction
The Josephson Junction (JJ) is a non-linear device which
can be approximated through various models. These include
the Resistively and Capacitively Shunted Junction (RCSJ), the
Nonlinear Resistively Shunted Junction (RSJN), the Tunnel-
Junction-Microscopic (TJM) model, and variations of the
above-mentioned models [24]. For our application, we chose
the RCSJ model developed by [25] as the model is sufficient
for critically damped superconductor-insulator-superconductor
(SIS) tunnel junctions such as those used in the MIT-LL
SFQ5ee process.
Fig. 2 shows the RCSJ model, as described in [24]. The
model describes a Josephson impedance, XL, in parallel with
the internal capacitance, CJ, and the normal resistance, RN.
The model is extended with an external shunt resistor, RS, and
parasitic inductance LP. The circuit symbol used to represent
our extended RCSJ model is also shown in Fig. 2. The
ideal Josephson inductance describes the characteristics at low





where Ic is the JJ critical current and φ is the Joseph-
son phase [24]. We assume a constant biasing current,
Ib = Ic sinφ, is applied and that sinφ < 1. The equivalent
Josephson impedance at low frequencies is therefore:
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Fig. 2. Resistively and Capacitively Shunted Junction model with external
shunt resistor, RS, and parasitic inductance, LP. The equivalent circuit symbol
is shown on the right.
XL = jωLJ =
jωΦ0
2πIC cos (arcsin (Ib/Ic))
. (4)
The equivalent impedance of the RCSJ model, XJ, in terms





‖ XL ‖ RN
)
‖ (jωLP +RS) . (5)
The model equation in (5) can be simplified under the
following conditions [24, eq. (2.21)]:
RS  RN and ωLp  RS; (6)
where ω indicates the frequencies of interest, which for our
purposes are well below the plasma frequency. We analyze
at f = 165 GHz (to replicate [19]) and Lp ≈ 1 pH/
if RS ≈ 2 Ω/. The MIT-LL SFQ5ee fabrication process
leads to a relatively large parasitic inductances caused by the
external shunt resistor. As a result, the conditions in (6) are not
met for the MIT-LL SFQ5ee process. The simplified model, as
used in [15], [16], [18], [19], can therefore not be implemented
in our case.
B. Passive Transmission Line
The width of a PTL influences the minimum track pitch of a
circuit. A circuit utilizing a small track pitch can be laid out in
a more compact format than a circuit with a larger track pitch.
The assumption for a PTL with no loss and no dispersion can
be made if the PTL length is 1 − 10 cm [26]. We assume
that all on-chip PTL connections will not exceed twice the
chip side length – which is comfortable below 10 cm. The
PTL model is therefore based on the assumption of a lossless






where Lk is the kinetic inductance, Lm is the magnetic
inductance and C is the capacitance. As the width of the
PTL is decreased, the capacitance decreases and the kinetic
inductance increases. The change in magnetic inductance is
neglectable for our purpose. Therefore, if the width of the
PTL decreases, the characteristic impedance will increase.
The MIT-LL SFQ5ee fabrication process specifications were
followed to design an example PTL layout with minimum
width. Following this, a 4.5 µm superconducting stripline lay-
out model was constructed. Using InductEx [27], along with
the method discussed in [17], the characteristic impedance
of the PTL was extracted as approximately 5 Ω. Similar
theoretical results were calculated using the superconducting
microstrip line characteristic impedance equation developed
in [28].
The PTL cell connection is simulated in JoSIM [29] as a
lossless transmission line with a characteristic impedance of
5 Ω. A transmission delay of 10 ps is selected (equivalent to
a line length of about 1 mm). According to (1), the resonance






2 · 10 ps = 50 GHz. (8)
We will therefore simulate a 50 GHz input pulse train con-
nected to the PTL to analyze circuit behavior at the resonance
frequency.
C. PTL transmitter and receiver
PTL transmitter circuits are used to transfer an SFQ pulse
from an RSFQ circuit to a PTL and PTL receiver circuits
reconstructs an SFQ pulse from the PTL to the RSFQ circuit.
A JTL will act as a buffer as well as an SFQ pulse reconstruc-
tion device if it consists of two or more stages [18]. Fig. 3
shows how the PTL transmitter is designed as a two-stage
JTL. The addition of a series resistor to either the transmitter
or receiver circuit prevents flux trapping on the PTL along with
providing improved impedance matching for weak noise [15],
[30]. However, these series resistors also lead to unwanted
attenuation of the SFQ pulse. The trade-off between improved
impedance matching for weak noise and improved SFQ pulse
transmission implementing these series resistors was analyzed
in [15]; it was found that the resistor value can be optimized
according to the characteristic impedance of the relative PTL.
This was done through analyzing the effect of the series
resistor when operating at resonance frequency and tuning the
value of the resistor until a sufficient relation between SFQ
pulse transmission and degree of pulse reflection was achieved.
Following the results of [15], we implement a series resistor
of 1.36 Ω in the transmitter circuit, illustrated in Fig. 3.
Implementing frequency domain analysis for weak noise, we
derive the equation for the output impedance in Fig. 3 as:
Xo = (XJ1 + jωL2) ‖ XJ2 + jωL3 +R. (9)
A design similar to the PTL transmitter is used for the PTL
receiver circuit. Fig. 4 shows the PTL receiver designed as a
three stage JTL. The input impedance for the receiver circuit
is calculated through:
X in = [(XJ3 + jωL3) ‖ XJ2 + jωL2] ‖ XJ1 + jωL1. (10)
The physical layout of transmitter and receiver circuits
can cause major area overhead. Circuits implementing PTL
connections can consequently require more chip area than
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Fig. 3. Schematic of the designed PTL transmitter circuit. J1=200 µA,
J2=162 µA, L1=2.5 pH, L2=3.3 pH, L3=2 pH and R=1.36 Ω.
Fig. 4. Schematic of the designed PTL receiver circuit. J1=J2=150 µA,
J3=250 µA, L1=2 pH, L2=4 pH, L3=4.2 pH and L4=2.8 pH.
circuits with conventional JTL connections [8]. We therefore
integrate PTL transmitters and receivers within individual logic
cells, as proposed in [31], for the ColdFlux project. Matching
JJs can be removed through this integration, allowing the
circuit area to be minimized.
IV. SIMULATION RESULTS
A. Simulation setup
The MIT-LL process implements Nb/Al-AlOx/Nb
Josephson junctions with a critical current density of
100 µA/µm2 [10]. We set the McCumber parameter to βc ≈ 1
for all junctions to analyze a critically damped system. A
lossless PTL with a characteristic impedance Z0 = 5 Ω
is selected for simulation when a nominal critical current
ICnominal = 250 µA is used. The biasing current is designed
Ib ≈ 0.7Ic. This relation is known to produce minimal
pulse reflections [6]. The parasitic inductances found within
the physical cell layout is taken into consideration during the
simulation.
The RSFQ cells were simulated in JoSIM [29] using the
test circuit shown in Fig. 5. The source, typically a DCSFQ
converter, is connected to a PTL transmitter (TX) followed
by a PTL (Z0) linked to the Device-Under-Test (DUT). The
PTL receiver is integrated within the DUT together with the
corresponding PTL transmitter. The current through the sink
is measured to ensure the output pulse generated by the DUT
Fig. 5. Test circuit used for RSFQ circuit simulation. The Device-Under-Test
(DUT) has integrated PTL transmitters and receivers.
retains enough energy to propagate through a PTL and switch
the PTL receiver (RX).
B. Test cases
We use the DFF (Delay Flip-flop) as an example DUT for
the circuit improvement process. We implement the results
from (8) and drive the DUT with a pulse train at the resonant
frequency, 50 GHz. The resonance frequency is used to ana-
lyze how the pulse reflections affect the circuit functionality
when the worst case occurs [6].
We investigate three test cases where the DUT is connected
as seen in Fig. 5.
• The first test case is a benchmark test where no circuit
parameter optimization is performed on the DUT.
• The second test case optimizes all the circuit parameters
of the DUT for optimal circuit margins, theoretically
corresponding to optimal SFQ pulse transmission.
• The third test case analyzes how the results from the
second test case affects the pulse reflections on the PTL,
and optimizes selected circuit parameters to maximize
impedance matching for weak noise.
The test cases analyze the normalized reflection coefficient
along with the margins of the global parameters at the res-
onant frequency. The global margins represent the respective
fabrication tolerance for Josephson junctions, inductances and
biasing currents.
C. Reflection coefficient
The theoretical reflection coefficient is calculated using (2).
The output impedance of the PTL transmitter was calculated,
using (9), as Xo = 2.320 + j3.429 Ω. The characteristic
impedance of the PTL simulated as Z0 = 5 Ω. The DUT
was simulated and the normalized reflection coefficient for
the simulation was compared to the calculated value. The
simulated area of the pulse voltage was calculated in the
centre of the incoming PTL to determine the pulse reflection,
normalized to the area of the input pulse. The resulting input
impedance for the receiver, along with the calculated and
simulated reflection coefficient for each test case is listed in
Table I. The input impedance for the receiver was calculated
using the ideal case which attributes to the difference between
the calculated and simulated reflection coefficient in Table I.
We found that the complete margin optimization in the
second test case did not drastically improve the simulated
reflection coefficient. The receiver circuit in Fig. 4 is adapted
for the third test case, according to results from [6], to adhere
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Fig. 6. Impedance sweep of a Passive Transmission Line investigating the
Reflection Coefficient when connected to the designed RSFQ transmitter and
receiver.
TABLE I
PARAMETER VALUES AND REFLECTION COEFFICIENT FOR RECEIVER





No optimization 1.621 + j3.410 0.3633 0.3597
Complete parameter 1.273 + j4.074 0.3089 0.3552
Selected parameter 1.191 + j5.125 0.2115 0.2395
to the inductance relation where both L2 and L3 ≈ Φ0/2Ic.
This relation provides constraints to the value of the PTL
receiver input impedance to improve overall impedance match-
ing with the PTL. Parameter value constraints are therefore
placed on L2 and L3 during the second margin optimization
process to investigate the resulting effect on the reflection
coefficient. The results for the selected parameter optimization
are listed in Table I and it is seen that the simulated reflection
coefficient was reduced from 0.3597 in the first test case
to 0.2395 in the third test case. The simulated reflection
coefficient decreased by approximately 33% from test case
one to test case three.
An impedance sweep of the PTL was done using MATLAB
to determine the optimal operation point with a minimum re-
flection coefficient when the PTL is connected to the designed
RSFQ PTL transmitter and receiver. The resulting graph is
shown in Fig. 6. Negative impedances are shown on the graph,
but are not viable implementation options. According to the
impedance sweep, the optimal operation point for the PTL
with minimum reflection will be at Z0 ≈ 2.5 Ω.
D. Global parameters
We also analyze the improvement in global parameter
margins for each test case. These global parameter margins
indicate the fabrication tolerances for Josephson junction val-
ues, inductance values and the biasing current of the circuit.
A circuit with large operating margins for global parameter
are more robust towards fabrication variations. The results are
listed in Table II. It is seen that the margins are the most
TABLE II
GLOBAL PARAMETER MARGINS FOR A RECEIVER CELL CONNECTED TO A
5 Ω PASSIVE TRANSMISSION LINE
Optimization Junctions Inductance Bias Current
No optimization -8.4 +16.2 -35.2 +51.3 -16.2 +12.0
Complete parameter -15.5 +16.2 -50.6 +69.6 -21.8 +21.8
Selected parameter -22.5 +15.5 -51.3 +75.9 -21.8 +26.7
Fig. 7. Sensitivity of Reflection Coefficient to the biasing current for both the
unoptimized and selected parameter optimized receiver circuits. The biasing
current is normalized in terms of Ic. A reflection coefficient of 1 indicates a
region of circuit malfunction.
improved for the selected parameter optimization. We deduce
that the constraints placed on L2 and L3 leads to a more
stable parameter optimization than the complete parameter
optimization due to a more constant input impedance of the
PTL receiver.
E. Influence of biasing current
The first test case designed the integrated PTL receiver and
transmitter for Ib ≈ 0.7Ic. This relation is known to produce
minimal pulse reflections [6]. This relation is investigated
through analyzing the sensitivity of the reflection coefficient at
different values of Ib (for the receiver circuit) after the selected
parameter optimization. The reflection coefficient is measured
after a few pulses to ensure that the effects of the resonant
frequency are present. Fig. 7 shows the comparison of the
reflection coefficient of the circuit before optimization and
after selected parameter optimization. A reflection coefficient
of 1 indicates a region of circuit malfunction.
The reflection coefficient of the circuit with no optimization
is more sensitive to the changes in biasing current than the case
of selected parameter optimization. The minimum reflection
coefficient, for the case of no optimization, is 0.2165 and is
found at 0.6Ic, which is on the edge of circuit malfunction.
We found that, for the case of the DFF receiver circuit after
selected parameter optimization, the reflection coefficient de-
creases slightly as Ib increases while 0.5Ic < Ib < 1.1Ic. We
deduce that the receiver circuit functions correctly at higher
biasing currents, 1.0Ic ≤ Ib < 1.1Ic, due to current bleeding
to the junctions within the DUT connected to the integrated
PTL receiver circuit. The minimum reflection coefficient is
0.2262 and is found at 1.07Ic, which is on the edge of circuit
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Fig. 8. Three-dimensional rendering of PTL test circuit to show the position
of transmission lines below the ground plane in the MIT-LL SFQ5ee process.
The vertical dimension has been stretched for clarity.
malfunction, similar to the case with no circuit parameter
optimization.
V. CIRCUITS
The PTL drivers and optimized receivers have now been
implemented in the cells of the ColdFlux RSFQ cell library.
A low-frequency test circuit was designed for fabrication in
the MIT-LL SFQ5ee process [10], although the objective was
to test magnetic rule checking models and tools as described
elsewhere [32]. A three-dimensional rendering of the test
circuit with InductEx is shown in Fig. 8. This test setup
only verifies that the transmitter-PTL-receiver combination
transmits SFQ pulses successfully, and cannot be used to
measure reflection coefficients.
In future work, we will add high-frequency on-chip test
structures to test the efficiency of the optimization.
VI. CONCLUSION
We investigated different methods to improve pulse reflec-
tions on PTLs. The PTL transmitter and receiver circuits were
designed as JTLs to act as SFQ pulse reconstruction devices
as well as a buffer between the stripline PTLs and connected
cells for the MIT-LL SFQ5ee process. We investigated pulse
reflections at resonance frequency and simulated the test
circuit for the worst case scenario. The trade-off between
circuit improvement for weak noise and the optimization
for SFQ pulse transmission was analyzed. We found that
the inductances within the PTL receiver circuit has a large
influence in the reduction of pulse reflections. Constraints were
placed on selected inductors during the optimization process.
We were able to improve simulated pulse reflections for the
DFF by approximately 33%. It was found that the pulse re-
flections after selected parameter optimization were minimally
influenced by the bias current of the receiver circuit when
the cell is within the operating region. The optimized PTL
receiver circuits now form part of every cell with integrated
PTL receivers in our ColdFlux RSFQ cell library.
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Superconductor Integrated Circuit Interconnects
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Abstract—The Florida Object-Oriented Device, Process and Re-
liability Simulator (FLOOXS) technology computer-aided design
process modeling tools developed at the University of Florida have
been adapted under the Intelligence Advanced Research Projects
Activity SuperTools program to support the MIT Lincoln Labora-
tory SFQ5ee fabrication process. We use FLOOXS to build meshed
models of passive transmission lines from superconductor inte-
grated circuit layouts. We have previously developed a numerical
solver that extracts transmission line parameters from the meshed
model. In this work, we convert a layout slice to FLOOXS inputs,
generate two-dimensional meshes of cross-sectional geometries
from simulated process steps, and then extract the transmission line
parameters from the meshes. Results are shown compared against
the results for simplified transmission lines that do not utilize
process modeling. The results confirm that process modeling alters
the extracted parameter values and suggest that process modeling
will become more important as cell density of superconducting
electronics increases. We conclude with a discussion on the necessity
of process modeling for high-quality parameter extraction.
Index Terms—Florida Object-Oriented Device, Process and
Reliability Simulator (FLOOXS), passive transmission line,
superconductor process modeling, technology computer-aided
design (TCAD).
I. INTRODUCTION
T ECHNOLOGY computer-aided design (TCAD) is well-established for semiconductor processes. Modeling of the
Josephson junction fabrication steps for superconductor elec-
tronics (SCE) requires the extension of existing TCAD tools.
The University of Florida (UFL) is currently undertaking such a
task with the active development of the Florida Object-Oriented
Device, Process and Reliability Simulator (FLOOXS) [1]. Pro-
cess modeling is required to determine accurate device geome-
try, stress profiles, electrical characteristics, and thermal effects,
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all of which are used to extract high fidelity simulation models
of on-chip devices for circuit design and verification. Some of
our work towards the ColdFlux project [2] under the Intelligence
Advanced Research Projects Activity (IARPA) SuperTools pro-
gram [3] includes the creation of a tool to aid in modeling the
process of superconductor electronic fabrication, which uses
FLOOXS as the simulation engine.
In this article, we briefly discuss FLOOXS, and then show
a 2-D cross section of a passive transmission line (PTL). The
cross section is processed in FLOOXS to generate a 2-D mesh,
which is postprocessed before transmission line parameters
are extracted with a numerical solver. We then analyze the
original simplified model and compare the results of both to
evaluate the influence of the new geometry profile. We repeat
this process for models of identical layer thickness with varying
widths.
II. FLORIDA OBJECT-ORIENTED PROCESS
SIMULATOR (FLOOPS)
The process modeling module of FLOOXS, FLOOPS, simu-
lates how materials are deposited onto an integrated circuit (IC)
die. FLOOPS achieves process simulation through the utilization
of numerical methods such as the finite element method [1] and
the level set method (LSM). The LSM tracks the movement of
interfaces implicitly. FLOOPS uses the LSM to simulate the
deposition and etching processes to construct a 2-D mesh of the
cross section being analyzed. A bottom-up approach is followed
in the same way that an integrated circuit is fabricated. The
user supplies a script to FLOOXS in which information such
as deposited material, deposition time and method, and other
parameters are defined. Mask-based etching is also handled, but
planarization is not yet supported. The simulator then performs
functions, such as deposition and etching, in the sequence that
they are defined in the script, after which FLOOXS produces a
mesh of the required 2-D section.
III. PASSIVE TRANSMISSION LINE MODELS
A. Description of a PTL
A PTL is a strip of superconducting metal placed between
circuit elements to connect them, allowing for ballistic pulse
propagation in single flux quantum (SFQ) circuits. It is suitable
1051-8223 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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Fig. 1. Passive transmission line cross section.
TABLE I
EXTRACTED PER MODEL PTL PARAMETERS
for modeling with FLOOXS as it is relatively simple, and we can
make the simplifiying assumption that the physical properties do
not vary along the length of the transmission line. The dimen-
sions of the PTL designed for the MIT-LL SFQ5ee process [4]
are shown in Fig. 1. This is the approximate model. Dimensions
were chosen to correspond to published results [5].
B. Assumptions
We used the following assumptions for all PTL models. The
PTL is infinitely long, perfectly symmetrical, and isotropic with
no losses in the dielectric. The PTL solver [5] utilizes the
two-fluid model to determine the complex capacitance Ĉ and
complex inductance L̂. No losses are assumed in the dielectric,
so that both have only real components. The PTL solver also
determines characteristic impedance Z0, propagation constant
γ, and maximum current density Iz of both the simplified and
the process modeled PTLs. These parameters are, respectively,
listed in Table I for each model. FLOOXS reveals that the
physical profile of the passive transmission line layers differs
from the rigid rectangular shape of the approximate model.
Fig. 2. Two layers of niobium connected by via through silicon dioxide.
Fig. 3. Sample mesh output from Katana generated FLOOXS script.
IV. GEOMETRICAL MODELING
Process modeling is resource intensive. As such, a designer
should be able to identify areas of a device or cell layout where
process modeling is necessary. Through the combination of
process layer information and geometrical descriptions of each
layer, it is possible to describe the geometry of a cell fully.
We describe IC layouts in the Calma GDSII stream file
format [6]. The GDS files only describe the layout masks, and
thus, need to be used with process-specific information to derive
the physical properties of an integrated circuit die. The designer
must also be familiar with the design rules, materials, and layer
properties of the fabrication process they are utilizing. The layer
definition file (LDF) is a file specification created for use with
Inductex [7], [8] that describes the mask and physical informa-
tion for each layer of the fabrication process. Consequently, each
fabrication process has its own associated LDF file.
We have created software (named Katana), which allows the
generation of 2-D cross sections through cells. Katana accepts
a GDS file, LDF file, and two co-ordinate pairs as an input. It
analyzes each layer utilizing a combination of calculated points
of interception and the winding number algorithm to solve the
point-in-polygon problem to generate the 2-D cross-sectional
layer segments. Katana then generates a FLOOXS process-
modeling input script based on the cross section information,
which greatly simplifies the modeling process. Gmsh [9] is used
for meshing. Katana can also generate a cross section directly,
omitting process modeling. A simple geometrical shape has been
generated to illustrate how Katana works. Fig. 2 represents two
layers of niobium connected through a layer of silicon dioxide by
an etched via through the center. The user calls the cross section
generation module of Katana by using the “Slice” command
and specifying the GDS and LDF files and the cross section
coordinates as parameters.The FLOOXS script is then processed
by FLOOXS to generate the mesh shown in Fig. 3. Katana allows
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Fig. 4. Flow-chart of simulation process.
Fig. 5. Example 3-D process-modeled structures.
Fig. 6. Boundary identification and extrusion.
a designer to peer into multiple relevant areas of a cell quickly
to aid in physical model construction.
V. POSTPROCESSING
FLOOXS generates an unmodifiable mesh. Therefore, post-
processing is required to allow mesh combination and extrusion.
Our program converts FLOOXS-output mesh files into Gmsh ge-
ometry files (.geo). We optimize the mesh structure by reducing
the number of nodes required to represent the mesh file. The
program identifies layer boundaries to delimit cross-sectional
objects and attributes the respective material layer properties to
each such object. The outline of each layer’s geometry is retained
while the internal mesh structure is removed. The resulting
geometry file can be remeshed and combined with other geo-
metrical data to generate more complex structures. A flow-chart
of the simulation process is shown in Fig. 4. The simulation
process allows for simplified 3-D structures such as the examples
in Fig. 5 to be created by extrusion or by a combination of
separately oriented 2-D segments. Fig. 6 shows an example of the
boundary identification and extrusion process of a multiple-layer
cross section of niobium and silicon dioxide. We can combine
multiple cross sections, where one is insufficient for simulating
the complexity of a process. We retain control over the mesh to
refine the complexity of the mesh in areas of interest.
Fig. 7. PTL center strip edge before and after process modeling.
Fig. 8. Illustration of PTL mesh segment conversion and geometry
combination.
Fig. 9. Final passive transmission line cross-sectional model.
VI. RESULTS
As a demonstration example, five pairs of PTL models were
created with line widths scaled between 0.25 and 1.5 times the
widths specified in Fig. 1. The objective is to determine how
much of a role process modeling plays with regards to parameter
extraction of a PTL. A close-up comparison between the edges
of the simplified model and the process model, generated by
FLOOXS, can be seen in Fig. 7. In order to reduce resource
usage, four separate slices were made with Katana and the
resulting FLOOXS meshes were combined programmatically,
as shown in Fig. 8. The left half of the PTL was modeled
and reflected about the PTL’s vertical line of symmetry. The
geometry of the final model can be seen in Fig 9. The warping
and bow effects are emphasized in the zoomed rectangles. As
all models assume the length of the passive transmission line is
infinite, the 90◦ bend in Fig. 9 is purely illustrative. Fig. 10 shows
the scaled current density of the accurate model. The simulation
reveals an increased current density along the tip of the center
conductor.
The extracted parameters for all five PTL models are listed in
Table I. The absolute errors in parameters are calculated under
the logical assumption that the TCAD-modeled PTL is closer to
what the physical parameters would be.
All absolute error values approach zero as the width of the
PTL increases. This is due do the edges of the PTL segments
becoming less significant as the ratio of etched surface to flat
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Fig. 10. Current density across center strip edge of 1.00X scale process-
modeled PTL.
surface decreases. The etched edges of the niobium strip con-
tribute a relatively small amount to the overall parameters in
such a wide PTL. In a narrower transmission line, the ratio
of curved to flat geometry is higher. Therefore, the error be-
tween models using the rectangular approximation and those
which accurately model the etches will be more substantial.
As discussed previously [5], when localized current density in
the corners of the transmission line exceeds the critical current
density, superconductivity ceases and current is redistributed.
This effect is more pronounced when the conductor has sharp
edges. The current crowding effect (CCE) is the change in the
distribution of current caused by the tendency of current to
flow through the least resistive path of a circuit [10]. While
the CCE was initially observed in semiconductors, the effect
applies to superconductors too [11]. It is expected that current
crowding at the edges of the transmission line will first cause
the current density in the sharp regions to exceed the critical
current. However, instead of the strip heating, the current will
redistribute so as not to exceed the critical current density, while
maintaining superconductivity. For rapid single-flux-quantum
(RSFQ) transmission lines, which transmit transient SFQ pulses,
which are not strong enough to break superconductivity, current
crowding at the edges of the transmission line can be neglected
safely providing the designer follow the design rules specified
for the fabrication process. The measured results are more likely
to be pertinent when designing higher power transmission lines
such as the ac clock/power lines used in adiabatic quantum-
flux-parametron (AQFP) logic. AQFP circuits, such as the one
used to demonstrate an AQFP-RSFQ interface [12] operate with
clock currents in the mA range, compared to Josephson junction
critical current densities, which lie in the order of μA.
VII. CONCLUSION
We have implemented a method to apply process modeling
with FLOOXS to superconductor integrated circuits and applied
it to the analysis of stripline PTL structures.
The PTL is one of the simplest SCE components. The Joseph-
son junction, for which a process model is under development at
the University of Florida [2], is more geometrically complex. Its
parameters will deviate more than those of the PTL and process
modeling will be substantially more important. Additionally,
even slight differences in parameters can have a compounding
effect when the circuit element forms part of a larger cell.
Without process modeling, high-quality parameter extraction is
difficult to achieve. As shown in the semiconductor industry,
technology CAD is a vital stage in the cyclical and iterative
process that is circuit design. As the density of superconductor
electronics increases, cell sizes must be reduced. Cells will
inevitably lie within closer proximity to each other. Because of
the need for smaller cell elements, process geometry will play
a more significant role in parameter extraction, and therefore,
TCAD will become a necessity.
Currently, superconductor process modeling is limited to 2-D
cases. This limitation means that models have to be built with
some assumptions made and with reliance on symmetry and
1-D isotropic extrusion. Work is currently underway to develop
a 3-D FLOOXS engine. Until such an engine is a reality, we
can automate much of the process of creating a FLOOXS input
script and extracting parameters from the resulting mesh with
Katana.
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The vector fitting transform can be performed on a transformed problem, and the
inverse transform used to get the desired model. Linear subtraction, differentiation,
and integration will be covered.
All the transforms will start from the weighted fitting approximation, as shown
in (G.1).
wHfit ≈ wH. (G.1)
G.1 State Space subtraction
We want to reformulate the weighted fitting function with a known parallel system.
We assume Hfit is the summation of an unknown system, H ‘fit and a known system,
Hprior. By subtracting the known system multiplied by the weight function from
(G.1) we manipulate (G.1) into
wH ‘fit ≈ w(H −Hprior). (G.2)
The final state-space system can be constructed by adding the two in parallel.
















X(s) + (Dprior + D)U(s). (G.4)
G.2 State Space Integration
We want to reformulate the weighted fitting problem to enforce a pole at the origin.
We assume Hfit has a pole at the origin and can be defined as Hfit =
H‘fit
s . By
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Equation (G.5) corresponds to fitting the differentiated system. The integrated
system can then be integrated to get the final system.
The integrated system can be constructed by cascading the system with a simple

















G.3 State Space Differentiation
We want to reformulate the weighted fitting problem to enforce zeros at the origin.
We assume Hfit has a zero at the origin and can be defined as Hfit = sH ‘fit. By
multiplying the right hand side of (G.1) with 1 = ss we manipule (G.1) into




Equation (G.8) corresponds to fitting the integrated system. The integrated
system can then be differentiated to get the final system.
We, therefore, need to find the state space representation of a differentiated
system. We start from the transfer function to derive the state space representation
of a differentiated system.
H(s) = C(sI−A)B + D
h(t) = CeAtB + Dδ(t)
d
dt




sH(s)− h(0+) = CA(sI−A)B + sD−Dδ(0+)
sH(s) = CA(sI−A)B + CB + sD
(G.9)
We now have everything we need to implement a program that can determine a
PTL model while enforcing modal accuracy.
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